

Jyotishmaan TRIPATHI

PERSONAL DATA

PLACE AND DATE OF BIRTH: Lucknow, India | 06 July 1997
ADDRESS: 3122 Krishna Bhawan, BITS Pilani 333031
PHONE: +91 7740800473
EMAIL: f2015698@pilani.bits-pilani.ac.in

EDUCATION

MAY 2020(Exp.) Bachelors of Engineering (Honours) in ELECTRICAL AND ELECTRONICS
Birla Institute of Technology and Science, Pilani | GPA : 7.6/10

MAY 2020(Exp.) Masters in Science (Honours) in MATHEMATICS
Birla Institute of Technology and Science, Pilani | GPA : 7.6/10

APRIL 2015 Intermediate Education , CBSE
Hope Hall Foundation School, New Delhi | Percenatge : 91

WORK EXPERIENCE

JUN 2018-JUL 2018 | Research Intern at DRDO SOLID STATE PHYSICS LAB, New Delhi
Monolithic Microwave Integrated Circuits
Designed an ultra-wideband low noise amplifier using gallium-nitride (GaN) high electron mobility transistor technology. This MMIC amplifier was designed using resistive feedback topology and was comparable in performance to distributed amplifiers but with significantly reduced power consumption. Circuit was designed and simulated on AWR.

DEC 2017-JAN 2018 | Software Development Intern at TECHTURE STRUCTURES LTD., Nagpur
UI/UX Design | Revit API
Designed and developed a web application to be used by clients for creating 2D plans which would be converted to 3D Revit models made of prefabricated components using Revit API. The application was built using Google web toolkit.

UNIVERSITY COURSEWORK

Mathematics

Multivariate calculus and Vector fields
Differential Equations
Optimisation
Operations Research
Discrete Mathematics
Graphs and Networks
Probability and Statistics
Topology
Discrete Mathematics
Fuzzy Logic and Applications

Electronics

Electronics Devices
Digital Design
Microprocessor and Interfacing
Signals and Systems
Control Systems
Microelectronic circuits
Analog and Digital VLSI design
Communication Systems
Operating Systems
Object Oriented Programming

PROJECTS

ONGOING	<p>Foreground Segmentation in HEVC encoded videos <i>Guide: Dr. Devesh Samaiya, Assistant Professor, BITS Pilani</i></p> <p>An approach to utilize the existing video surveillance infrastructure to optimize electricity consumption in large indoor spaces such as library reading halls, waiting rooms etc. Only compressed domain parameters are used for separating the foreground thus, reducing complexity and providing real time performance</p>
ONGOING	<p>Study of fuzzy multi criteria decision making and its applications <i>Guide: Dr. Shivi Agarwal, Associate Professor, BITS Pilani</i></p> <p>Fuzzy <i>analytic hierarchy process</i> [AHP] and <i>technique for order of preference by similarity to ideal solution</i> [TOPSIS] to be applied to decision making scenarios like plant location selection and their results compared.</p>
ONGOING	<p>Home automation system using mobile application <i>Circuits Laboratory</i></p> <p>Designing a home automation system using Arduino UNO and bluetooth module (HC-05) which allows controlling home appliances using a mobile application.</p>
AUG 2018 - DEC 2018	<p>Study of Markov Decision Process <i>Guide: Dr. Rakhee, Associate Professor, BITS Pilani</i></p> <p>Value iteration and policy iteration methods used for solving forest resource management problem. Simulation done using Python and run time and number of iterations compared. Resulting code finds application in solving various decision making problems.</p>
AUG 2018 - DEC 2018	<p>Multiplexer using transmission gate logic style <i>Analog and Digital VLSI design</i></p> <p>Designed a 8-to-1 multiplexer using transmission gate logic. Implemented a 4:2 priority encoder using gate level modelling where the user could determine the input having highest priority.</p>
JAN 2018 - MAY 2018	<p>IC Tester <i>Microprocessor and Interfacing</i></p> <p>Designed a 14 pin ZIF pocket tester for verifying IC 7408, 7486 and 7432. 8086 was programmed using Assembly language and the circuit simulated on Proteus8.</p>
JAN 2017 - MAY 2017	<p>Simulation of queueing model <i>Operations Research</i></p> <p>Profitability of single and multi server queueing models compared in accordance with upkeep cost and revenue generated. Random distribution of users simulated using Java.</p>

SKILLS

Basic Knowledge: Assembly, SQL, HTML, CSS, LTSpice, Verilog, LINUX, Proteus, \LaTeX
Intermediate Knowledge: Java, C, MATLAB, Javascript

POSITIONS OF RESPONSIBILITY

CURRENT	Sports Secretary at KRISHNA BHAWAN, BITS Pilani Was responsible for procurement, management and maintenance of sports inventory for the hostel. Overlooked the team selection for intra BITS sports meet.
NOV 2017 - MAY 2018	Captain at SWIMMING TEAM, BITS Pilani Led the team to a tally of 5 medals which included a gold in the team relay event at Aavhan, IIT Bombay 2018. Was responsible for organizing iBOSM, an intra-college swimming event and a triathlon.

INTERESTS AND ACTIVITIES

- Graph algorithms, Modelling of optimization problems, HCI, and GUI design
- Teaching Volunteer for middle and high school students at People for Human Dignity
- Swimming, Running
- Technology, Programming