

Lab #7 Report

Combinational Subtask #1




Schematic of the first Combinational Subtask block.

Combinational Subtask #2




Schematic of the second Combinational Subtask block.

Combinational Subtask #3



Schematic of the third Combinational Subtask block.

Pipelining with All Pieces Together



Schematic of the entire pipelining schematic.

TestBench VHDL Code:

```
10
     LIBRARY ieee;
11
     USE ieee.std_logic_1164.all;
12
     USE ieee.std_logic_arith.all;
13
14
     ENTITY PipeliningTestBench IS
15
     END ENTITY PipeliningTestBench;
16
17
18
     ARCHITECTURE Behavior OF PipeliningTestBench IS
19
        SIGNAL clock : std logic;
      Signal A, B, Output: std_logic_vector(31 DOWNTO 0);
20
21
22
        DUT: ENTITY work.PipelineTogether(Struct)
23
        PORT MAP(A=>A, B=>B, Data_Out=>Output, clk=>clock);
       PROCESS
24
25
        BEGIN
26
          clock <= '1';
27
          WAIT FOR 50 ns;
28
           clock <= '0';
           WAIT FOR 50 ns;
29
30
        END PROCESS;
31
      PROCESS
32
         BEGIN
33
           WAIT FOR 100 ns;
          A<="010000001010000000000000000000000";
34
          B<="01000000111000000000000000000000";
35
36
          WAIT FOR 275 ns;
37
          assert (Output = "010000010100000000000000000000000")
            report "Test 1 Failure";
38
39
          WAIT FOR 25 ns;
```

```
40
41
            A<="0100000100100000000000000000000000";
42
            B<="0100000100010000000000000000000000";
            WAIT FOR 275 ns;
43
            assert (Output = "01000001100110000000000000000000")
44
45
              report "Test 2 Failure";
            WAIT FOR 25 ns;
46
47
48
            A<="01000001111111000000000000000000000";
            B<="110000010111000000000000000000000";
49
            WAIT FOR 275 ns;
50
            assert (Output = "010000011000000000000000000000000")
51
52
            report "Test 3 Failure";
53
            WAIT FOR 25 ns;
54
55
            A<="11000001111001011001100110011010";
            B<="01000001010101011001100110011010";
56
57
            WAIT FOR 275 ns;
58
            assert (Output = "11000001011101011001100110011010")
59
              report "Test 4 Failure";
            WAIT FOR 25 ns;
60
61
            A<="010000010011000000000000000000000";
62
            B<="00000000000000000000000000000000000";
63
64
            WAIT FOR 275 ns;
            assert (Output = "01000001001100000000000000000000")
65
              report "Test 5 Failure";
66
            WAIT FOR 25 ns;
67
68
            WAIT;
          END PROCESS;
69
     END ARCHITECTURE Behavior;
70
71
```

A 100 ns clock period is initially made. 5 different test cases were created. The program first WAITS 100 ns before inserting the first set of inputs to make sure they are correctly registered. Assertion is made within the 3rd clock cycle but before the 3rd cycle is completed.

TestBench Results:



This is the result of the testbench. Notice that the correct result for the floating point numbers A and B is outputted on the 3rd clock cycle after every time the two inputs changes.