### Lab 5 Report

#### **VHDL Source:**

```
10
     LIBRARY ieee;
11
     USE ieee.std logic 1164.all;
12
     USE ieee.std logic arith.all;
13
14
     ENTITY LargerFloat IS
15
       GENERIC (width : POSITIVE := 8); -- Number of floating point number bits
         PORT (A, B : IN std logic vector (width -1 DOWNTO 0);
16
17
         Larger, Smaller : OUT std logic vector(width - 1 DOWNTO 0));
     END ENTITY LargerFloat;
18
19
20
     ARCHITECTURE Behavior OF LargerFloat IS
21
22
     BEGIN
      PROCESS (A, B)
23
      BEGIN
24
25
        for i in (width-1) DOWNTO 0 loop
26
          if A(i)>B(i) then
27
             Smaller <= B;
28
             Larger <= A;
29
             EXIT;
30
          elsif A(i) <B(i) then
31
             Smaller <= A;
32
             Larger <= B;
33
             EXIT;
34
          elsif i=0 and A(0)=B(0) then
35
            Smaller <=A;
36
            Larger <=B;
            EXIT;
37
38
          else
39
            next;
40
          end if;
        END LOOP;
41
      END PROCESS;
42
     END ARCHITECTURE Behavior;
43
44
```

VHDL code of the finding the larger of two floating point numbers

```
LIBRARY ieee;
10
11
      USE ieee.std logic 1164.all;
12
      use ieee.numeric std.all;
13
14
15
     ENTITY AddSubtract IS
       GENERIC (width : POSITIVE := 8); -- Number of fixed point number bits
16
         PORT (Left, Right : IN std logic vector(width - 1 DOWNTO 0); -- Inputs
17
18
         Sum : OUT std logic vector (width DOWNTO 0); -- Output
19
         AddSub : IN std logic); -- Control to choose Add or Subtract
     END ENTITY AddSubtract;
20
21
22
     ARCHITECTURE Behavior OF AddSubtract IS
23
24
     BEGIN
25
      PROCESS (Left, Right, AddSub)
      Begin
26
27
         if AddSub='1' then
28
           Sum<=std_logic_vector(unsigned('0'& Left)-(unsigned('0' & Right)));
29
30
           Sum<=std_logic_vector(unsigned('0' & Right)+(unsigned('0' & Left)));
31
         end if;
      End Process;
32
33
     END ARCHITECTURE Behavior;
34
35
```

VHDL code of the fixed point adder and subtractor

```
LIBRARY ieee;
10
11
     USE ieee.std logic 1164.all;
12
     use ieee.numeric std.all;
13
     ENTITY BarrelShifter IS
14
       GENERIC (width : POSITIVE := 8; -- Number of input and output bits
15
16
         ControlBits : POSITIVE := 4);
17
       PORT (A : IN std_logic_vector(width -1 DOWNTO 0);
18
         Y : OUT std logic vector (width -1 DOWNTO 0);
         RightShifts : IN std logic vector(ControlBits -1 DOWNTO 0));
19
     END ENTITY BarrelShifter;
20
21
22
     ARCHITECTURE Behavior OF BarrelShifter IS
23
24
     BEGIN
25
      PROCESS (A, RightShifts)
26
      BEGIN
27
         if (RightShifts(ControlBits-1)='0') then
28
           Y<=A srl to_integer(unsigned(RightShifts));
29
30
           Y<=A sll (to_integer(unsigned(not RightShifts))+1);
        end if;
31
      END PROCESS;
32
     END ARCHITECTURE Behavior;
33
34
35
```


VHDL code of the variable-bit shifter

```
LIBRARY ieee;
10
     USE ieee.std_logic_1164.all;
11
     use ieee.numeric_std.all;
12
13
14
     ENTITY NormalShiftCount IS
15
       GENERIC (width : POSITIVE := 8; -- Number of mantissa bits
        Shifts : POSITIVE := 3); -- Number of bits in shift count
16
       PORT (A : IN std logic vector (width - 1 DOWNTO 0);
17
         S : OUT std_logic_vector(shifts -1 DOWNTO 0);
18
         NoOnes : OUT std_logic); -- NoOnes is asserted if the mantissa is all zeros
19
20
     END ENTITY NormalShiftCount;
21
22
23
     ARCHITECTURE Behavior OF NormalShiftCount IS
24
25
       Process (A)
26
         begin
27
         for i in (width-1) DOWNTO 0 loop
28
           if A(i)='1' then
             S<= std_logic_vector(to_signed((i -(width-2)), S'length));</pre>
29
            NoOnes<='0';
30
31
             EXIT:
32
           end if;
33
          if (A = (A'range => '0')) then
            NoOnes<='1';
35
            S<=(others=>'0');
36
            EXIT;
37
          end if;
38
        END loop;
39
      end process;
     END ARCHITECTURE Behavior;
40
41
```

VHDL code of finding the most significant '1'

#### **Test and Results:**


Finding the Larger of Two Floating Point Numbers



The variable A is set to 75 and the variable B is set to 80. The simulation determined that the larger value is 80 and the smaller value is 75, as seen in the figure above.




The variable A is set to 9 and the variable B is set to 2. The simulation determined that the larger value is 9 and the smaller value is 2, as seen in the figure above.




Both A and B were set to 44. The simulation determined that the larger and smaller value were both 44.

## A Fixed Point Adder/Subtractor




The AddSum variable is asserted '0' which means to add the left input to the right input. With the left input set to 20 and the right input set to 20, the sum is 40, which matches the simulation.




The AddSum variable is asserted '1' which means to subtract the right input from the left input. With the left input set to 45 and the right input set to 33, the subtraction is 33, which matches the value assigned to the sum variable.

### A Variable Bit-Shifter




The input variable A was set to 3. The RightShifts variable was set to 1. This moves A one bit to the right, which results in Y being equal to 1.




The input variable A was set to 3. The RightShifts variable was set to -2. This moves A 2 bits to the left, which results in Y being equal to 12. 12 is C in hex and this is correctly displayed in the figure above.




The input variable A was set to 3. Since the RightShifts variable was set to 0, A does not move any bits. This results in Y being equal to 3.



The input variable A is set to FF, which means that the most significant bit is the 8<sup>th</sup> one. As a result, S outputs 1, indicating how much should be shifted to the right.




The input variable A is set to 3F, which means that the most significant bit is the 6<sup>th</sup> one. As a result, S outputs -1, as the amount that needs to be shifted to the right.




The input variable is set to 0, which means that there are no '1's. As a result, S outputs 0, and the NoOnes variable asserts '1'.


# **Schematics:**




RTL view of finding the larger of two floating point numbers



RTL view of the fixed-point adder/subtractor



RTL view of the variable-bit shifter



RTL view of finding the most significant '1'