Computer Logic Design Fundamentals

Chapter 3 – Combinational Logic Design

Part 1 – Implementation Technology and Logic Design

Prof. Yueming Wang

ymingwang@zju.edu.cn

College of Computer Science and Technology, Zhejiang University

Overview


- Part 1 Design Procedure
 - Steps
 - Specification
 - Formulation
 - Optimization
 - Technology Mapping
 - Beginning Hierarchical Design
 - Technology Mapping AND, OR, and NOT to NAND or NOR
 - Verification
 - Manual
 - Simulation

Overview (continued)

- Part 2 Combinational Logic
 - Functions and functional blocks
 - Rudimentary logic functions
 - Decoding using Decoders
 - Implementing Combinational Functions with Decoders
 - Encoding using Encoders
 - Selecting using Multiplexers
 - Implementing Combinational Functions with Multiplexers

Combinational Circuits

- A combinational logic circuit has:
 - A set of m Boolean inputs,
 - A set of n Boolean outputs, and
 - n switching functions, each mapping the 2^m input combinations to an output such that the current output depends only on the current input values
- A block diagram:




m Boolean Inputs

n Boolean Outputs

Beginning Hierarchical Design

- To control the complexity of the function mapping inputs to outputs:
 - Decompose the function into smaller pieces called blocks
 - Decompose each block's function into smaller blocks, repeating as necessary until all blocks are small enough
 - Any block not decomposed is called a primitive block
 - The collection of all blocks including the decomposed ones is a hierarchy
- Example: 9-input parity tree (see next slide)
 - Top Level: 9 inputs, one output
 - 2nd Level: Four 3-bit odd parity trees in two levels
 - 3rd Level: Two 2-bit exclusive-OR functions
 - Primitives: Four 2-input NAND gates
 - Design requires $4 \times 2 \times 4 = 32$ 2-input NAND gates

Hierarchy for Parity Tree Example



Reusable Functions

- Whenever possible, we try to decompose a complex design into common, reusable function blocks
- These blocks are
 - verified and well-documented
 - placed in libraries for future use

Top-Down versus Bottom-Up

- A top-down design proceeds from an abstract, highlevel specification to a more and more detailed design by decomposition and successive refinement
- A bottom-up design starts with detailed primitive blocks and combines them into larger and more complex functional blocks
- Design usually proceeds top-down to known building blocks ranging from complete CPUs to primitive logic gates or electronic components.
- Much of the material in this chapter is devoted to learning about combinational blocks used in top-down design.

Design Procedure

1. Specification

Write a specification for the circuit if one is not already available

2. Formulation

- Derive a truth table or initial Boolean equations that define the required relationships between the inputs and outputs, if not in the specification
- Apply hierarchical design if appropriate

3. Optimization

- Apply 2-level and multiple-level optimization
- Draw a logic diagram or provide a netlist for the resulting circuit using ANDs, ORs, and inverters

Design Procedure

4. Technology Mapping

 Map the logic diagram or netlist to the implementation technology selected

5. Verification

 Verify the correctness of the final design manually or using simulation

Design Example

1. Specification

- BCD to Excess-3 code converter
- Transforms BCD code for the decimal digits to Excess-3 code for the decimal digits
- BCD code words for digits 0 through 9: 4-bit patterns 0000 to 1001, respectively
- Excess-3 code words for digits 0 through 9: 4bit patterns consisting of 3 (binary 0011) added to each BCD code word
- Implementation:
 - multiple-level circuit
 - NAND gates (including inverters)

2. Formulation

- Conversion of 4-bit codes can be most easily formulated by a truth table
- Variables
 - <u>BCD</u>:

A,B,C,D

- Variables
 - <u>Excess-3</u> W,X,Y,Z
- Don't Cares
 BCD 1010
 to 1111

Input BCD A B C D	Output Excess-3 WXYZ
0 0 0 0 0 0 0 1	0 0 1 1 0 1 0 0
$egin{array}{c} 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 1 \end{array}$	$egin{array}{c} 0 & 1 & 0 & 1 \\ 0 & 1 & 1 & 0 \\ \end{array}$
$\begin{array}{c} 0\ 1\ 0\ 0 \\ 0\ 1\ 0\ 1 \end{array}$	$egin{array}{c} 0 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 \\ \end{array}$
$egin{array}{c} 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \end{array}$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ 1 \ 0 \ 1 \ 0 \end{array}$
$\begin{array}{c} 1\ 0\ 0\ 0 \\ 1\ 0\ 0\ 1 \end{array}$	1 0 1 1 1 1 0 0

3. Optimization²

a. 2-level usingK-maps

$$W = A + BC + BD$$
$$X = \overline{B}C + \overline{B}D + B\overline{C}\overline{D}$$


$$\mathbf{Y} = \mathbf{C}\mathbf{D} + \overline{\mathbf{C}}\overline{\mathbf{D}}$$

$$Z = \overline{D}$$

Z				<u> </u>	
	1	1	3	1	
	1	5	7	1 6	
	X 12	X 13	X 15	X 14	В
Α_	1	9	X 11	X 10	_
'			D		

X				C,	
	0	1	1	1	
	1	5	7	6	_
	X 12	X 13	X 15	X 14	В
Α	8	1 9	X 11	X 10	
D					

y ,			(C	
,	1	1	1 3	2	
	1	5	1 7	6	
	X 12	X 13	X 15	X 14	В
Α	1	9	X	X 10	



3. Optimization (continued)

b. Multiple-level using transformations

$$W = A + BC + BD$$

$$X = \overline{B}C + \overline{B}D + B\overline{C}\overline{D}$$

$$Y = CD + \overline{C}\overline{D}$$

$$Z = \overline{D}$$

$$G = 7 + 10 + 6 + 0 = 23$$

Perform extraction, finding factor:

$$T_1 = C + D$$

$$W = A + BT_1$$

$$X = \overline{B}T_1 + B\overline{C}\overline{D}$$

$$Y = CD + \overline{C}\overline{D}$$

$$Z = \overline{D}$$

$$G = 2 + 4 + 7 + 6 + 0 = 19$$

3. Optimization (continued)

b. Multiple-level using transformations

$$T_{1} = C + D$$

$$W = A + BT_{1}$$

$$X = \overline{B}T_{1} + B\overline{C}\overline{D}$$

$$Y = CD + \overline{C}\overline{D}$$

$$Z = \overline{D}$$

$$G = 19$$

• An additional extraction not shown in the text since it uses a <u>Boolean transformation</u>: $(\overline{C}\overline{D} = \overline{C} + \overline{D} = \overline{T}_1)$:

$$W = A + BT_1$$

$$X = \overline{B}T_1 + B\overline{T}_1$$

$$Y = CD + \overline{T}_1$$


$$Z = \overline{D}$$

How many levels in the circuit?

$$G = 2 + 1 + 4 + 6 + 4 + 0 = 17!$$

4. Technology Mapping

• Mapping with a library containing inverters and 2-input NAND, 2-input NOR, and 2-2 AOI gates



Technology Mapping

- Mapping Procedures
 - To NAND gates
 - To NOR gates
 - Mapping to multiple types of logic blocks in covered in the reading supplement: Advanced Technology Mapping.

Chip Design Styles

- Full custom the entire design of the chip down to the smallest detail of the layout is performed
 - Expensive
 - Justifiable only for dense, fast chips with high sales volume
- Standard cell blocks have been design ahead of time or as part of previous designs
 - Intermediate cost
 - Less density and speed compared to full custom
- Gate array regular patterns of gate transistors that can be used in many designs built into chip - only the interconnections between gates are specific to a design
 - Lowest cost
 - Less density compared to full custom and standard cell

Cell Libraries

- Cell a pre-designed primitive block
- Cell library a collection of cells available for design using a particular implementation technology
- Cell characterization a detailed specification of a cell for use by a designer - often based on actual cell design and fabrication and measured values
- Cells are used for gate array, standard cell, and in some cases, full custom chip design

Typical Cell Characterization Components

- Schematic or logic diagram
- Area of cell
 - Often normalized to the area of a common, small cell such as an inverter
- Input loading (in standard loads) presented to outputs driving each of the inputs
- Delays from each input to each output
- One or more cell templates for technology mapping
- One or more hardware description language models
- If automatic layout is to be used:
 - Physical layout of the cell circuit
 - A floorplan layout providing the location of inputs, outputs, power and ground connections on the cell

Example Cell Library

Cell Name	Cell Schematic	Normalized Area	Typical Input Load	Typical Input-to- Output Delay	Basic Function Templates
Inverter	>-	1.00	1.00	0.04 +0.012 * SL	
2NAND		1.25	1.00	0.05 +0.014 * SL	
2NOR		1.25	1.00	0.06 +0.018 * SL	
2-2 AOI		o — 2.25	0.95	0.07 +0.019 * SL	

Mapping to NAND gates

Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and n-input NAND gates, n = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:


- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

NAND Mapping Algorithm


1. Replace ANDs and ORs:



- 2. Repeat the following pair of actions until there is at most one inverter between:
 - a. A circuit input or driving NAND gate output, and
 - b. The attached NAND gate inputs.



NAND Mapping Example



Mapping to NOR gates

Assumptions:


- Gate loading and delay are ignored
- Cell library contains an inverter and n-input NOR gates, n = 2, 3, ...
- An AND, OR, inverter schematic for the circuit is available

The mapping is accomplished by:


- Replacing AND and OR symbols,
- Pushing inverters through circuit fan-out points, and
- Canceling inverter pairs

NOR Mapping Algorithm


1. Replace ANDs and ORs:



- 2. Repeat the following pair of actions until there is at most one inverter between:
 - a. A circuit input or driving NAND gate output, and
 - **b.** The attached NAND gate inputs.



NOR Mapping Example



Verification

- Verification show that the final circuit designed implements the original specification
- Simple specifications are:
 - truth tables
 - Boolean equations
 - HDL code
- If the above result from <u>formulation</u> and are not the <u>original specification</u>, it is critical that the formulation process be flawless for the verification to be valid!

Basic Verification Methods

Manual Logic Analysis

- Find the truth table or Boolean equations for the final circuit
- Compare the final circuit truth table with the specified truth table, or
- Show that the Boolean equations for the final circuit are equal to the specified Boolean equations

Simulation

- Simulate the final circuit (or its netlist, possibly written as an HDL) and the specified truth table, equations, or HDL description using test input values that fully validate correctness.
- The obvious test for a combinational circuit is application of all possible "care" input combinations from the specification

Verification Example: Manual Analysis

- BCD-to-Excess 3 Code Converter
 - Find the SOP Boolean equations from the final circuit.
 - Find the truth table from these equations
 - Compare to the formulation truth table
- Finding the Boolean Equations:

$$T_{1} = \overline{\overline{C} + \overline{D}} = C + D$$

$$W = \overline{\overline{A}} (\overline{T_{1}} \overline{B}) = A + B T_{1}$$

$$X = (T_{1} B) (B \overline{C} \overline{D}) = \overline{B} T_{1} + B \overline{C} \overline{D}$$

$$Y = \overline{C} \overline{D} + \overline{C} D = CD + \overline{C} \overline{D}$$

Verification Example: Manual Analysis


Find the circuit truth table from the equations and compare to specification truth table:

Input BCD	Output Excess-3
ABCD	WXYZ
$0 \ 0 \ 0 \ 0$	0011
0001	0100
0010	0101
0011	0110
$0\;1\;0\;0$	0111
0 1 0 1	$1\ 0\ 0\ 0$
0110	1001
0 1 1 1	1010
$1 \ 0 \ 0 \ 0$	1011
1001	1011


Simulation procedure:

- Use a schematic editor or text editor to enter a gate level representation of the final circuit
- Use a waveform editor or text editor to enter a test consisting of a sequence of input combinations to be applied to the circuit
 - This test should guarantee the correctness of the circuit if the simulated responses to it are correct
 - Short of applying all possible "care" input combinations, generation of such a test can be difficult

Enter BCD-to-Excess-3 Code Converter Circuit Schematic




Enter waveform that applies all possible input combinations:



 Are all BCD input combinations present? (Low is a 0 and high is a one)

Run the simulation of the circuit for 120 ns



Do the simulation output combinations match the original truth table?

Assignment

3-7, 3-8, 3-11, 3-13, 3-14, 3-16, 3-27