

Subroutines, Calling Conventions, & the Stack

Function linkage, register preservation rules, stack frame management,
and AAPCS64 architectural compliance

Dr. J. Burns

Computer Systems Architecture — AArch64 Reference Platform

Topic 6: High-Level Module Roadmap

① Subroutine Linkage & Control Flow

- Function calls with `bl`, returns with `ret`, and the Link Register (`x30`).
- Leaf vs. non-leaf subroutine execution mechanics.

② Procedure Call Standard (AAPCS64) & Register Roles

- Argument passing, return values, caller-saved vs. callee-saved contracts.
- Interoperability between compiled C code and hand-written assembly.

③ The Runtime Stack & Activation Frames

- Frame Pointer (`x29`) linkages, stack growth, and 16-byte alignment rules.
- Constructing function prologues and epilogues.

④ Assembly Implementation Patterns & Worked Examples

- Leaf functions, nested calls, recursive algorithms, and stack-passed parameters.

PART 1

Subroutine Linkage & Control Flow

High-Level Function Execution Model

- **Subroutines** provide modular abstraction, reusability, and clean software architecture.
- To execute a function call, the CPU must satisfy five core requirements:
 - ① **Pass Arguments:** Transfer input parameters to the function.
 - ② **Transfer Control:** Jump to the function's entry point address.
 - ③ **Isolate Local State:** Provide memory space for function local variables.
 - ④ **Return Value:** Pass computed results back to the caller.
 - ⑤ **Resume Execution:** Return seamlessly to the instruction following the call.

The Link Register (x30) and Branch-with-Link (b1)

- Invoking a function requires remembering where to return when it completes.
- **Branch with Link (b1 label):** Atomically performs two operations:
 - ① Saves return address ($PC + 4$) into the **Link Register (x30 / lr)**.
 - ② Branches to target function: $PC \leftarrow \text{label}$.



PC-Relative Calling Range

The b1 instruction encodes a signed 26-bit immediate offset, allowing direct function calls within a ± 128 MB window of the current instruction.

Subroutine Return Mechanics (`ret`)

- **Return from Subroutine (`ret`):** Redirects execution back to the caller by loading the target address from the Link Register into the Program Counter:

$$PC \leftarrow x_{30}$$

- Execution resumes at the exact instruction immediately following the original `bl`.

Example: Minimal Leaf Return Sequence

```
caller_func:
    bl helper_func    // x30 = address of next instruction; PC = helper_func
    mov x1, x0        // Execution resumes here after ret!
helper_func:
    add x0, x0, #1    // Compute result
    ret               // PC = x30
```

Leaf vs. Non-Leaf Functions

Leaf Functions

- Calls **no other functions**.
- Link Register (x30) is not overwritten by a nested call.
- May still utilize stack space for local variables or register spills if required, but does not need to save x30 solely for linkage.

Non-Leaf Functions

- Calls one or more **nested subroutines**.
- Executing a nested bl **overwrites** x30 with the nested return address.
- Must preserve its incoming return address before making another call if it will need it later (though not strictly required to save it immediately upon entry if no calls happen early).

The Non-Leaf Rule

If a function invokes other subroutines and needs to return to its caller afterwards, its incoming return address in x30 must be preserved before being overwritten.

Indirect Subroutine Calls (blr)


- When the target function address is determined dynamically at runtime, use **Branch with Link to Register (blr xn)**.
- Saves return address ($PC + 4$) into x30 and jumps to address held in register xn.

Primary Applications

- **C Function Pointers:** `void (*func_ptr)(int) = my_callback;`
- **Virtual Method Tables (vtables):** C++ polymorphism and object dispatch.
- **Shared Library Veneers:** Dynamic linking and Symbol Jump Tables.

```
ldr x2, [x0, #8]    // Load function pointer from vtable
blr x2              // Call function indirectly via register x2
```


Subroutine Call Execution Trace



Control flows smoothly from caller to callee and back using `x30` as the hardware breadcrumb.

Procedure Call Standard & Register Roles

Purpose of Procedure Call Standards (AAPCS64)

- **AAPCS64:** Procedure Call Standard for the ARM 64-bit Architecture.
- Defines a strict software contract between caller and callee functions.
- **Why Is an ABI Contract Mandatory?**
 - Allows assembly code to seamlessly call C library functions (`printf`, `malloc`).
 - Enables C compilers (GCC, Clang) to interoperate with assembly routines.
 - Dictates parameter passing, return values, and register preservation rules.

Parameter Passing Registers (x0–x7)

- Up to **8 integer or pointer parameters** are passed directly in registers x0 through x7.

Parameter Index	Register	C Language Example
1st Argument	x0 (w0)	int64_t a
2nd Argument	x1 (w1)	char *str
3rd Argument	x2 (w2)	size_t length
4th–8th Arguments	x3–x7	Additional scalar arguments

Overflow Arguments (> 8 Parameters)

Parameters beyond the 8th argument are allocated on the runtime stack according to AAPCS64 argument layout rules rather than in reverse order.

Return Value Registers

- Functions return scalar results in registers without accessing memory:

Return Data Type	Register Used	Description
32-bit Integer / Boolean	w0	Lower 32 bits of register 0
64-bit Integer / Pointer	x0	Full 64-bit register 0
Small Aggregates / Structs	x0 (and potentially x1)	Some small integer-like aggregates may be returned in x1

Indirect Aggregate Returns

Aggregates not eligible for register return are returned through the indirect-result pointer in x8.

Caller-Saved Registers (x0–x17)

- Also known as **Scratch** or **Volatile** registers.
- The callee function is free to overwrite these registers **without restoring them**.

Register Range	AAPCS64 Role	Callee Behavior
x0–x7	Parameter passing / Return values	May overwrite freely
x8	Indirect result location pointer	May overwrite freely
x9–x15	Temporary caller scratch registers	May overwrite freely
x16–x17	Intra-procedure linker scratch (IP0, IP1)	May overwrite freely

Rule for Caller Functions

If a caller needs to preserve values in x0–x17 across a subroutine call (b1), it must preserve them (e.g., by saving them to the stack or moving them to callee-saved registers); stack storage is only one option.

Callee-Saved Registers (x19–x28)

- Also known as **Preserved** or **Non-Volatile** registers.
- Registers x19 through x28 hold long-lived variables across subroutine invocations.

The Callee Contract

If a subroutine modifies any register in x19–x28, its incoming value must be preserved and restored before return.

Typical Preservation (Prologue)

```
str x19, [sp, #-16]!
```

Preserves caller's x19 before modifying it.

Typical Restoration (Epilogue)

```
ldr x19, [sp], #16
```

Restores original x19 before ret.

Special-Purpose ABI Registers

Register	ABI Name	AAPCS64 / ABI Role
x8	XR	Indirect result location pointer for struct returns
x16, x17	IP0, IP1	Intra-procedure call temporaries (used by dynamic linker)
x18	PR	Platform register (availability depends on platform ABI rules)
x29	FP	Frame Pointer (conventionally used as frame pointer when a frame record is
x30	LR	Link Register (holds function return address)
sp	SP	Stack Pointer (holds current stack top; 16-byte aligned)

Takeaway: Avoid using x18, x29, and x30 as general scratch registers unless the applicable ABI/platform rules and linkage requirements permit it.

Register Responsibility Summary

Registers	Role / Usage	Preservation Contract
x0–x7	Parameters & Return Values	Caller-saved (Callee can overwrite)
x8–x17	Scratch / Temporaries	Caller-saved (Callee can overwrite)
x19–x28	Preserved Local Variables	Callee-saved (Callee must restore)
x29 (fp)	Frame Pointer	Callee-saved (Callee must restore)
x30 (lr)	Link Register	Linkage (saved by caller or function if needed across calls)
sp	Stack Pointer	Preserved (Must balance exactly)

PART 3

The Runtime Stack & Activation Frames

The Stack Memory Model


- The runtime stack is a dynamic memory region allocated in process address space.
- **Key Characteristics:**
 - Grows **downward** from high memory addresses toward low memory addresses.
 - Stack Pointer (sp) points to the current **lowest active address** (top of stack).
 - Operates on a Last-In, First-Out (LIFO) order.

Allocation vs. Deallocation

- **Push / Allocate:** Subtract from sp (`sub sp, sp, #32`).
- **Pop / Deallocate:** Add to sp (`add sp, sp, #32`).


Frame Pointer (x29) and Frame Records

- The **Frame Pointer** (x29 / fp) can provide a fixed reference point within the activation frame for accessing arguments and local variables.
- **Frame Pointer Conventions:**
 - Under standard AAPCS64 profiles, functions may maintain a frame record linking saved x29 and x30.
 - When used, this creates a traceable chain of stack frames to assist debuggers (e.g., GDB) with backtraces.
 - However, platform rules or optimization levels may permit omitting frame records or repurposing x29.



Example Activation Frame Structure

- An **Activation Frame** stores data necessary for a function execution instance.
- Common elements in standard frames include:
 - 1 Saved Link Register (x30) and Frame Pointer (x29).
 - 2 Saved Callee-Saved Registers (x19–x28).
 - 3 Local Variables & Buffers.



Function Prologue Mechanics

- A **prologue** is setup code commonly executed near function entry to set up stack space and saved registers.
- Typical actions include:

Standard Prologue Template

```
my_func:
    // 1. Push FP and LR; allocate stack frame (32 bytes)
    stp    x29, x30, [sp, #-32]!

    // 2. Set Frame Pointer to bottom of frame link
    mov    x29, sp

    // 3. Save any callee-saved registers used in body
    str    x19, [sp, #16]
```

Pre-indexed `stp` combines stack allocation and saving `x29/x30` into a single instruction.

Function Epilogue Mechanics

- The **Epilogue** tears down the frame and restores state before returning.
- Reverses the exact sequence performed by the prologue:

Standard Epilogue Template

```
// 1. Restore saved callee registers
ldr    x19, [sp, #16]

// 2. Restore original FP and LR; release stack frame
ldp    x29, x30, [sp], #32

// 3. Return to caller
ret
```

Post-indexed `ldp` performs a paired architectural load and writeback in one instruction to restore `x29/x30` and deallocate 32 stack bytes.

Local Variable Allocation on the Stack

C Function with Local Array

```
void process(void) {  
    uint64_t buffer[2];  
    buffer[0] = 10;  
    buffer[1] = 20;  
}
```

AArch64 Stack Allocation

```
process:  
    // 16B (FP/LR) + 16B (buffer) = 32B  
    stp    x29, x30, [sp, #-32]!  
    mov    x29, sp  
  
    mov    x0, #10  
    str    x0, [sp, #16] // buffer[0]  
    mov    x0, #20  
    str    x0, [sp, #24] // buffer[1]  
  
    ldp    x29, x30, [sp], #32  
    ret
```

Local stack variables are referenced using positive offsets from `sp` or `x29`.

Stack Alignment and Padding Rules

- AAPCS64 specifically requires that **the stack pointer remains 16-byte aligned at public interfaces and whenever memory is accessed via `sp`.**
- If a function needs a 16-byte header (FP/LR) plus 20 bytes of local variables, the total is 36 bytes, which must be rounded up to 48 bytes to maintain 16-byte stack alignment.

Calculating Frame Size

Total Frame Size = $\text{align}_{16}(\text{Header (16B)} + \text{Callee Regs} + \text{Local Variables})$

Header + Requested Space	Padded Frame Allocation	Instruction
16B Header + 0B Locals = 16B	16 bytes	<code>sub sp, sp, #16</code>
16B Header + 20B Locals = 36B	48 bytes	<code>sub sp, sp, #48</code>
16B Header + 32B Locals = 48B	48 bytes	<code>sub sp, sp, #48</code>

PART 4

Worked Assembly Examples & Patterns

Worked Example 1: Minimal Leaf Function

```
C Code: int64_t add_three(int64_t a, int64_t b, int64_t c)
```

AArch64 Assembly Implementation

```
// Inputs: x0 = a, x1 = b, x2 = c
```

```
add_three:
```

```
    add x0, x0, x1    // x0 = a + b
    add x0, x0, x2    // x0 = (a + b) + c
    ret               // Return result in x0
```

- **Analysis:** Calls no subroutines; uses scratch registers x0–x2.
- No stack allocation required; executes in 3 instructions.

Worked Example 2: Non-Leaf Nested Function

C Code: `int64_t compute(int64_t x)`

```
int64_t compute(int64_t x) {  
    return add_three(x, 10, 20);  
}
```

AArch64 Assembly Implementation

// Input: x0 = x

`compute:`

<code>stp x29, x30, [sp, #-16]!</code>	<i>// Save FP and LR (x30)</i>
<code>mov x29, sp</code>	<i>// Set up frame pointer</i>
<code>mov x1, #10</code>	<i>// 2nd arg = 10</i>
<code>mov x2, #20</code>	<i>// 3rd arg = 20</i>
<code>bl add_three</code>	<i>// Call add_three (overwrites x30)</i>
<code>ldp x29, x30, [sp], #16</code>	<i>// Restore FP and original LR</i>
<code>ret</code>	<i>// Return to caller</i>

Worked Example 3: Recursive Factorial

C Code: `uint64_t factorial(uint64_t n)`

AArch64 Assembly Implementation

// Input: x0 = n

`factorial:`

<code>cmp x0, #1</code>	<i>// Check n <= 1</i>
<code>b.ls .Lbase_case</code>	<i>// Base case jump</i>
<code>stp x29, x30, [sp, #-16]!</code>	<i>// Save FP and LR</i>
<code>stp x19, xzr, [sp, #-16]!</code>	<i>// Save callee reg x19</i>
<code>mov x19, x0</code>	<i>// Preserve n in x19 across call</i>
<code>sub x0, x0, #1</code>	<i>// Pass (n - 1) in x0</i>
<code>bl factorial</code>	<i>// Recursive call</i>
<code>mul x0, x0, x19</code>	<i>// Result = factorial(n-1) * n</i>
<code>ldp x19, xzr, [sp], #16</code>	<i>// Restore x19</i>
<code>ldp x29, x30, [sp], #16</code>	<i>// Restore FP/LR</i>

Worked Example 4: Passing > 8 Arguments

Passing 9th and 10th Parameters via Stack

Parameters 1–8 in x0–x7; parameters 9 and 10 allocated on the stack in order.

Caller Side (Preparing Call)

```
// Store 9th arg (100) and 10th arg (200)
mov  x8, #100
mov  x9, #200
stp  x8, x9, [sp, #-16]!

bl   func_with_10_args

add  sp, sp, #16 // Clean stack
```

Callee Side (Reading Stack Args)

```
func_with_10_args:
    // Args 1-8 in x0-x7
    // Arg 9 at [sp, #0]
    // Arg 10 at [sp, #8]
    ldr  x8, [sp, #0] // 9th arg
    ldr  x9, [sp, #8] // 10th arg
    ret
```

Common Function Linkage Bugs in Assembly

- **1. Overwriting Link Register:** Executing `bl` in a function that needs to return without preserving its incoming return address destroys the return path, causing infinite loops or crashes.
- **2. Corrupting Callee Registers:** Modifying `x19–x28` without preserving them corrupts caller local variables.
- **3. Stack Misalignment:** Violating AAPCS64 16-byte stack alignment requirements can cause compatibility issues or runtime faults where hardware SP-alignment checking is enforced.
- **4. Unbalanced Stack Pointer:** Modifying `sp` in body without restoring exact offsets can corrupt stack-resident state and cause incorrect restores or returns.

Review and Self-Test Questions

Topic 6: Comprehensive Summary

- **Linkage Primitives:** `bl` saves return context ($PC + 4$) into `x30` and jumps; `ret` loads `x30` back into `PC`.
- **AAPCS64 Register Contract:**
 - Parameters: Passed in `x0–x7`; returns in `x0/x1`.
 - Scratch Registers: `x0–x17` (Caller-saved).
 - Preserved Registers: `x19–x28` (Callee-saved).
- **Activation Frames:** When a frame pointer is used, `x29` can provide a stable frame reference; stack space is allocated in 16-byte aligned blocks.
- **Prologue/Epilogue:** Standard pre/post-indexed `stp/l dp` instructions handle saving and restoring `x29/x30` cleanly.

Self-Test Questions: Linkage & AAPCS64

- ❶ **Leaf vs. Non-Leaf Function Linkage:** How do leaf and non-leaf functions differ regarding link-register management and return-address preservation?
- ❷ **Register Preservation Contracts:** Suppose function `foo()` calls `bar()`. If `foo()` needs to maintain a loop counter value across the call, should it store that counter in `x9` or `x19`? Why?
- ❸ **Parameter Passing Limits:** How are integer parameters handled when calling a C function declared with 10 scalar arguments: `void test(int a1, ..., int a10)?`

Self-Test Questions: Stack Frame Management

- ❶ **Stack Allocation Alignment:** A non-leaf function saves x29/x30 (16 bytes) and needs 20 bytes of local buffer space. What is the minimum frame size it must allocate on the stack to maintain AAPCS64 compliance?
- ❷ **Prologue/Epilogue Verification:** Identify the bug in the following epilogue:

```
ldp x29, x30, [sp], #16
ldr x19, [sp, #16]
ret
```
- ❸ **Frame Pointer Chains:** When frame records are maintained, how does saved x29 help a debugger reconstruct the call chain?