



Version List			
Version	Change List	Date	Author
1.0.0	First Release	2020-02-25	Mu.Chou Marlon.Zhang
4.0	BT_UART2_CTS/BT_UART2_RTS线序反	2020-02-25	Miller.zhang

SOPHGO Ltd.			
Title		01_Cover	
Size A	Document Number SG2000_DDR3		Rev 1.0.0
Date:	Wednesday, December 20, 2023	Sheet	1 of 14




Block Diagram for SG2000





			Plug in Power			Battery		
			Ext RTC	SOC RTC QFN not support	32kless	Ext RTC	SOC RTC QFN not support	32kless
0.9V	RB1	SEQ1				V	V	V
	RB12	always on	V	V	V			
1.8V	RB2	SEQ1				V	V	V
	RB13	always on	V	V	V			
VDDQ	RB4	SEQ1				V	V	V
	RB15		V	V	V			
3.3V	RB3	SEQ2	V	V	V	V	V	V
	RB14	always on soc 3.3V switch that need reset power sequence						
VDDIO_RTC	RB6	USE MAIN +1.8V	V	V				
VDDIO_RTC	RB7	USE V18A0				V	V	
VDDIO_RTC	RB9	USE V18RTC			V			V
VDDMUP	RB8	USE V18A0						
VDDMUP	RB10	USE V18RTC	V		V	V		V
VDDMUP	RB11	USE VBACKUP		V			V	
VBACKUP	DB1	Source V33A0				V	V	V
VBACKUP	DB2	Source MAIN +3.3V	V	V	V			
VA018		WIFI or Other AG Can Share				V	V	V
VA033		WIFI or Other AG Can Share				V	V	V
V18RTC_LDO					V			V
Ext1_RTC			V			V		
SOC_RTC				V			V	
















PWR_SEQ01
PWR_SEQ02
PWR_SEQ03
PWR_SEQ04
PWR_SEQ05
PWR_SEQ06







P5V_IN-->PWR_SEQ01-->PWR_SEQ02-->PWR_SEQ03






Internal EPHY






Placement closed to SOC



AEC

MIC_R_AEC IN_PUT


AUDIO_L_OUT_PUT



- Rework List
- 1.ADAC AOUT_R connect to MIC L
 - 2.only ADAC AOUT_L in AMP +in
 - 3.MIC VDD stabilize at 1.8V




DMIC_LR




Audio AMP

SGM4890YMS_MSOP8 P2P




Audio AMP


SGM4890YMS_MSOP8 P2P





Cable_ECM







Cable_ECM





SOPHGO Ltd.		
10_AUDIO		
Size	Document Number	Rev
C	SG2000_DDR3	0.0
Date	Wednesday, December 20, 2023	Sheet 9 of 14




Level shift HUB Reset and Port SEL












Charger IC



Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCo
Date:	Wednesday, December 20, 2023	Sheet 12 of 14





Title		
<Title>		
Size	Document Number	Rev
A4	<Doc>	<Rev>
Date:	Wednesday, December 20, 2023	Sheet 14 of 14