

5-Stage Pipelined MIPS32 Processor Design | Verilog HDL

**ADITYA KRISHNA
(23JE0047)**

Department of ELECTRICAL ENGINEERING

A Quick Look at MIPS32

- MIPS32 registers:
 - a) 32, 32-bit general purpose registers (GPRs), *R0* to *R31*.
 - Register *R0* contains a constant 0; cannot be written.
 - b) A special-purpose 32-bit program counter (*PC*).
 - Points to the next instruction in memory to be fetched and executed.
- No flag registers (zero, carry, sign, etc.).
- Very few addressing modes (register, immediate, register indexed, etc.)
 - Only load and store instructions can access memory.
- We assume memory word size is 32 bits (*word addressable*).

The MIPS32 Instruction Subset Being Considered

- Load and Store Instructions
 - LW R2,124(R8) // R2 = Mem[R8+124]*
 - SW R5,-10(R25) // Mem[R25-10] = R5*
- Arithmetic and Logic Instructions (only register operands)
 - ADD R1,R2,R3 // R1 = R2 + R3*
 - ADD R1,R2,R0 // R1 = R2 + 0*
 - SUB R12,R10,R8 // R12 = R10 - R8*
 - AND R20,R1,R5 // R20 = R1 & R5*
 - OR R11,R5,R6 // R11 = R5 | R6*
 - MUL R5,R6,R7 // R5 = R6 * R7*
 - SLT R5,R11,R12 // If R11 < R12, R5=1; else R5=0*

- Arithmetic and Logic Instructions (immediate operand)


```
ADDI R1,R2,25    // R1 = R2 + 25
SUBI R5,R1,150    // R5 = R1 - 150
SLTI R2,R10,10    // If R10<10, R2=1; else R2=0
```
- Branch Instructions


```
BEQZ R1,Loop      // Branch to Loop if R1=0
BNEQZ R5,Label     // Branch to Label if R5!=0
```
- Jump Instruction


```
J      Loop        // Branch to Loop unconditionally
```
- Miscellaneous Instruction



```
HLT                      // Halt execution
```

MIPS Instruction Encoding

- All MIPS32 instructions can be classified into three groups in terms of instruction encoding.
 - R-type (Register), I-type (Immediate), and J-type (Jump).
 - In an instruction encoding, the 32 bits of the instruction are divided into several fields of fixed widths.
 - All instructions may not use all the fields.
- Since the relative positions of some of the fields are same across instructions, instruction decoding becomes very simple.

(a) R-type Instruction Encoding

- Here an instruction can use up to three register operands.
 - Two source and one destination.
- In addition, for shift instructions, the number of bits to shift can also be specified (*we are not considering such instructions here*).



- R-type instructions considered with opcode:

Instruction	opcode
ADD	000000
SUB	000001
AND	000010
OR	000011
SLT	000100
MUL	000101
HLT	111111


SUB R5,R12,R25

000001 01100 11001 00101 00000 000000
 SUB R12 R25 R5

= 05992800 (in hex)

(b) I-type Instruction Encoding

- Contains a 16-bit immediate data field.
- Supports one source and one destination register.




- I-type instructions considered with opcode:

Instruction	opcode
LW	001000
SW	001001
ADDI	001010
SUBI	001011
SLTI	001100
BNEQZ	001101
BEQZ	001110


LW R20,84 (R9)			
001000	01001	10100	0000000001010100
LW	R9	R20	offset
= 21340054 (in hex)			
BEQZ R25,Label			
001110	11001	00000	YYYYYYYYYYYYYYYY
BEQZ	R25	Unused	offset
= 3b20YYYY (in hex)			

(c) J-type Instruction Encoding

- Contains a 26-bit jump address field.
 - Extended to 28 bits by padding two 0's on the right.



A Quick View



- Some instructions require two register operands *rs* & *rt* as input, while some require only *rs*.
- Gets known only after instruction is decoded.
- While decoding is going on, we can prefetch the registers in parallel.
 - May or may not be required later.

- Similarly, the 16-bit and 26-bit immediate data are retrieved and sign-extended to 32-bits in case they are required later.

Addressing Modes in MIPS32

- Register addressing *ADD R1,R2,R3*
- Immediate addressing *ADDI R1,R2, 200*
- Base addressing *LW R5, 150(R7)*
 - Content of a register is added to a “base” value to get the operand address.
- PC relative addressing *BEQZ R3, Label*
 - 16-bit offset is added to PC to get the target address.
- Pseudo-direct addressing *J Label*
 - 26-bit offset is added to PC to get the target address.

MIPS32 Instruction Cycle

- We divide the instruction execution cycle into five steps:
 - a) IF : Instruction Fetch
 - b) ID : Instruction Decode / Register Fetch
 - c) EX : Execution / Effective Address Calculation
 - d) MEM : Memory Access / Branch Completion
 - e) WB : Register Write-back
- We now show the generic micro-instructions carries out in the various steps.

(a) IF : Instruction Fetch

- Here the instruction pointed to by *PC* is fetched from memory, and also the next value of *PC* is computed.
 - Every MIPS32 instruction is of 32 bits.
 - Every memory word is of 32 bits and has a unique address.
 - For a branch instruction, new value of the *PC* may be the target address. So *PC* is not updated in this stage; new value is stored in a register *NPC*.

IF:

IR \leftarrow Mem [PC];
NPC \leftarrow PC + 1 ;

For byte addressable memory, PC has to be incremented by 4.

(b) ID : Instruction Decode

- The instruction already fetched in *IR* is decoded.
 - *Opcode* is 6-bits (bits 31:26).
 - First source operand *rs* (bits 25:21), second source operand *rt* (bits 20:16).
 - 16-bit immediate data (bits 15:0).
 - 26-bit immediate data (bits 25:0).
- Decoding is done in parallel with reading the register operands *rs* and *rt*.
 - Possible because these fields are in a fixed location in the instruction format.
- In a similar way, the immediate data are sign-extended.

ID: $A \leftarrow \text{Reg}[\text{rs}];$
 $B \leftarrow \text{Reg}[\text{rt}];$
 $\text{Imm} \leftarrow (\text{IR15})_{16} \text{ ## IR15..0 // sign extend 16-bit immediate field}$
 $\text{Imm1} \leftarrow (\text{IR25})_6 \text{ ## IR25..0 // sign extend 26-bit immediate field}$

A, B, Imm, Imm1 are temporary registers.

(c) EX: Execution / Effective Address Computation

- In this step, the ALU is used to perform some calculation.
 - The exact operation depends on the instruction that is already decoded.
 - The ALU operates on operands that have been already made ready in the previous cycle.
 - A, B, Imm, etc.
- We show the micro-instructions corresponding to the type of instruction.

Memory Reference:

$ALUOut \leftarrow A + Imm;$

Example: `LW R3, 100(R8)`

Register-Register ALU Instruction:

$ALUOut \leftarrow A \text{ func } B;$

Example: `SUB R2, R5, R12`

Register-Immediate ALU Instruction:

$ALUOut \leftarrow A \text{ func } Imm;$

Example: `SUBI R2, R5, 524`

Branch:

$ALUOut \leftarrow NPC + Imm;$
 $cond \leftarrow (A \text{ op } 0);$

Example: `BEQZ R2, Label`
[op is ==]

(d) MEM: Memory Access / Branch Completion

- The only instructions that make use of this step are loads, stores, and branches.
 - The load and store instructions access the memory.
 - The branch instruction updates *PC* depending upon the outcome of the branch condition.

Load instruction:

PC \leftarrow NPC;
LMD \leftarrow Mem [ALUOut];

Store instruction:

PC \leftarrow NPC;
Mem [ALUOut] \leftarrow B;

Other instructions:


PC \leftarrow NPC;

Branch instruction:

if (cond) PC \leftarrow ALUOut;
else PC \leftarrow NPC;

(e) WB: Register Write Back

- In this step, the result is written back into the register file.
 - Result may come from the ALU.
 - Result may come from the memory system (viz. a LOAD instruction).
- The position of the destination register in the instruction word depends on the instruction \rightarrow *already known after decoding has been done.*



Register-Register ALU Instruction:

Reg [rd] \leftarrow ALUOut;



Register-Immediate ALU Instruction:

Reg [rt] \leftarrow ALUOut;

Load Instruction:

Reg [rt] \leftarrow LMD;

ADD R2, R5, R10

IF	IR \leftarrow Mem [PC]; NPC \leftarrow PC + 1 ;
ID	 \leftarrow Reg [rs];  \leftarrow Reg [rt];
EX	ALUOut \leftarrow A + B;
MEM	PC \leftarrow NPC;
WB	Reg [rd] \leftarrow ALUOut;



ADDI R2, R5, 150

IF	IR \leftarrow Mem [PC]; NPC \leftarrow PC + 1;
ID	A \leftarrow Reg [rs]; Imm \leftarrow (IR ₁₅) ¹⁶ ## IR _{15..0}
EX	ALUOut \leftarrow A + Imm;
MEM	PC \leftarrow NPC;
WB	Reg [rt] \leftarrow ALUOut;

LW R2, 200 (R6)


IF	IR \leftarrow Mem [PC]; NPC \leftarrow PC + 1;
ID	A \leftarrow Reg [rs]; Imm \leftarrow (IR ₁₅) ¹⁶ ## IR _{15..0}
EX	ALUOut \leftarrow A + Imm;
MEM	PC \leftarrow NPC; LMD \leftarrow Mem [ALUOut];
WB	Reg [rt] \leftarrow LMD;

SW R3, 25 (R10)

IF	IR \leftarrow Mem [PC]; NPC \leftarrow PC + 1;
ID	 \leftarrow Reg [rs];  \leftarrow Reg [rt]; Imm \leftarrow (IR ₁₅) ¹⁶ ## IR _{15..0}
EX	ALUOut \leftarrow A + Imm;
MEM	PC \leftarrow NPC; Mem [ALUOut] \leftarrow B;
WB	-


BEQZ R3, Label

IF	$IR \leftarrow \text{Mem}[PC];$
	$NPC \leftarrow PC + 1;$
ID	$A \leftarrow \text{Reg}[rs];$
	$\text{Imm} \leftarrow (IR_{15})^{16} \# \# IR_{15..0}$
EX	$\text{ALUOut} \leftarrow NPC + \text{Imm};$ $\text{cond} \leftarrow (A == 0);$
MEM	$PC \leftarrow NPC;$ if (cond) $PC \leftarrow \text{ALUOut};$
WB	-



Introduction

- Basic requirements for pipelining the MIPS32 data path:
 - We should be able to start a new instruction every clock cycle.
 - Each of the five steps mentioned before (IF, ID, EX, MEM and WB) becomes a pipeline stage.
 - Each stage must finish its execution within one clock cycle.



Clock Cycles

Instruction	1	2	3	4	5	6	7	8
<i>i</i>	IF	ID	EX	MEM	WB			
<i>i + 1</i>		IF	ID	EX	MEM	WB		
<i>i + 2</i>			IF	ID	EX	MEM	WB	
<i>i + 3</i>				IF	ID	EX	MEM	WB

Instr-i
finishes

↓

Instr-(i+1)
finishes


↓

Instr-(i+2)
finishes

↓

Instr-(i+3)
finishes

↓




Micro-operations for Pipelined MIPS32

- Convention used:
 - Most of the temporary registers required in the data path are included as part of the inter-stage latches.
 - **IF_ID**: denotes the latch stage between the IF and ID stages.
 - **ID_EX**: denotes the latch stage between the ID and EX stages.
 - **EX_MEM**: denotes the latch stage between the EX and MEM stages.
 - **MEM_WB**: denotes the latch stage between the MEM and WB stages.
- Example:
 - **ID_EX_A** means register **A** that is implemented as part of the **ID_EX** latch stage.


(a) Micro-operations for Pipeline Stage IF

```
IF_ID_IR    ← Mem [PC];  
IF_ID_NPC,PC ← ( if ((EX_MEM_IR[opcode] == branch) & EX_MEM_cond)  
                { EX_MEM_ALUOut}  
                else {PC + 1} );
```



(b) Micro-operations for Pipeline Stage ID

```
ID_EX_A    ← Reg [IF_ID_IR [rs]];
ID_EX_B    ← Reg [IF_ID_IR [rt]];
ID_EX_NPC  ← IF_ID_NPC;
ID_EX_IR   ← IF_ID_IR;
ID_EX_Imm  ← sign-extend (IF_ID_IR15..0);
```



(c) Micro-operations for Pipeline Stage EX

EX_MEM_IR \leftarrow ID_EX_IR;
EX_MEM_ALUOut \leftarrow ID_EX_A func ID_EX_B;

R-R ALU

EX_MEM_IR \leftarrow ID_EX_IR;
EX_MEM_ALUOut \leftarrow ID_EX_A func ID_EX_Imm;


R-M ALU

EX_MEM_IR \leftarrow ID_EX_IR;
EX_MEM_ALUOut \leftarrow ID_EX_A + ID_EX_Imm;
EX_MEM_B \leftarrow ID_EX_B;

LOAD / STORE

EX_MEM_ALUOut \leftarrow ID_EX_NPC +
ID_EX_Imm;
EX_MEM_cond \leftarrow (ID_EX_A == 0);

BRANCH




(d) Micro-operations for Pipeline Stage MEM

MEM_WB_IR \leftarrow EX_MEM_IR;
MEM_WB_ALUOut \leftarrow EX_MEM_ALUOut; **ALU**

MEM_WB_IR \leftarrow EX_MEM_IR;
MEM_WB_LMD \leftarrow Mem [EX_MEM_ALUOut]; **LOAD**

MEM_WB_IR \leftarrow EX_MEM_IR;
Mem [EX_MEM_ALUOut] \leftarrow EX_MEM_B; **STORE**

Hardware Modeling Using Verilog




(e) Micro-operations for Pipeline Stage WB


Reg [MEM_WB_IR [rd]] \leftarrow MEM_WB_ALUOut; **R-R ALU**

Reg [MEM_WB_IR [rt]] \leftarrow MEM_WB_ALUOut; **R-M ALU**

Reg [MEM_WB_IR [rt]] \leftarrow MEM_WB_LMD; **LOAD**



PUTTING IT ALL TOGETHER :: MIPS32 PIPELINE



POSSIBLE REASONS FOR FAILURE OF PIPELINE MODEL-

- **Pipeline Hazards** are situations that prevent the next instruction in the instruction stream from executing in its designated clock cycle
- Hazards reduce the performance from the ideal speedup gained by pipelining
- Three types of hazards
 - **Structural hazards**
 - Arise from resource conflicts when the hardware can't support all possible combinations of overlapping instructions
 - **Data hazards**
 - Arise when an instruction depends on the results of a previous instruction in a way that is exposed by overlapping of instruction in pipeline
 - **Control hazards**
 - Arise from the pipelining of branches and other instructions that change the PC (Program Counter)

In the test benches we write for our model, we happen to encounter data hazards the most .

The cure to data hazards can be dummy instruction , due to which the data we want to use gets ready before execution of the next statement. The dummy instructions can be $R5=R5||R5$, which gives R5.

We write two test benches to test our model which are given below---

- Test Bench 1-Add three numbers 10, 20 and 30 stored in processor registers.
- The steps:
 - Initialize register R1 with 10.
 - Initialize register R2 with 20.
 - Initialize register R3 with 30.
 - Add the three numbers and store the sum in R4.

Assembly Language Program	Machine Code (in Binary)
ADDI R1,R0,10	01010 00000 00001 0000000000001010
ADDI R2,R0,20	001010 00000 00010 0000000000010100
ADDI R3,R0,25	001010 00000 00011 0000000000011001
ADD R4,R1,R2	000000 00001 00010 00100 00000 000000
ADD R5,R4,R3	000000 00100 00011 00101 00000 000000
HLT	111111 00000 00000 00000 00000 000000

For ease , we convert the following codes into hexadecimal and store them in mem[0] to mem[8], dummy instructions are also entered in between so that wrong data fetching does not happen.

Testbench 2-

Load a word stored in memory location 120, add 45 to it, and store the result in memory location 121.

- The steps:
 - Initialize register R1 with the memory address 120.
 - Load the contents of memory location 120 into register R2.
 - Add 45 to register R2.
 - Store the result in memory location 121

Assembly Language Program

```
ADDI R1,R0,120
LW R2,0(R1)
ADDI R2,R2,45
SW R2,1(R1)
HLT
```

Machine Code (in Binary)

```
001010 00000 00001 0000000001111000
001000 00001 00010 0000000000000000
001010 00010 00010 0000000000101101
001001 00010 00001 0000000000000001
111111 00000 00000 00000 00000 000000
```

Verilog Implementation of MIPS32 Pipeline

```

1  `timescale 1ns/1ps
2
3  module pipe_MIPS32 (clk1, clk2);
4
5      input clk1, clk2;    // Two-phase clock
6
7      reg [31:0] PC, IF_ID_IR, IF_ID_NPC;
8      reg [31:0] ID_EX_IR, ID_EX_NPC, ID_EX_A, ID_EX_B, ID_EX_Imm;
9      reg [2:0] ID_EX_type, EX_MEM_type, MEM_WB_type;
10     reg [31:0] EX_MEM_IR, EX_MEM_ALUOut, EX_MEM_B;
11     reg        EX_MEM_cond;
12     reg [31:0] MEM_WB_IR, MEM_WB_ALUOut, MEM_WB_LMD;
13
14     reg [31:0] Reg [31:0];    // Register bank (32 x 32)
15     reg [31:0] Mem [1023:0];    // 1024 x 32 memory
16
17     parameter ADD=6'b000000, SUB=6'b000001, AND=6'b000010, OR=6'b000011,
18     SLT=6'b000100, MUL=6'b000101, HLT=6'b111111, LW=6'b001000,
19     SW=6'b001001, ADDI=6'b001010, SUBI=6'b001011, SLTI=6'b001100,
20     BNEQZ=6'b001101, BEQZ=6'b001110;
21
22     parameter RR_ALU=3'b000, RM_ALU=3'b001, LOAD=3'b010, STORE=3'b011,
23     BRANCH=3'b100, HALT=3'b101;
24
25     reg HALTED;    // Set after HLT instruction is completed (in WB stage)
26
27     reg TAKEN_BRANCH;    // Required to disable instructions after branch
28
29     // IF STAGE
30
31     always @ (posedge clk1) begin
32         if (HALTED == 0)
33             begin
34                 if (((EX_MEM_IR[31:26] == BEQZ) && (EX_MEM_cond == 1)) ||
35                     ((EX_MEM_IR[31:26] == BNEQZ) && (EX_MEM_cond == 0)))
36                     begin
37                         IF_ID_IR <= #2 Mem[EX_MEM_ALUOut];

```

File

Edit

Selection

View

Go

Run

Terminal

Help

←

→

Project

EXPLORER

PROJECT

mips.vcd

mips2.vcd

pipe_MIPS32.v

test_mips32_1_gtkwa...

test_mips32_1.v

test_mips32_2_gtkwa...

test_mips32_2.v

test1_out

test2_out

OUTLINE

TIMELINE

pipe_MIPS32.v

test_mips32_1.v

test_mips32_2.v

31

always @ (posedge clk1) begin

32

if (HALTED == 0)

33

begin

34

if(((EX_MEM_IR[31:26] == BEQZ) && (EX_MEM_cond == 1)) ||

35

((EX_MEM_IR[31:26] == BNEQZ) && (EX_MEM_cond == 0)))

36

begin

37

IF_ID_IR <= #2 Mem[EX_MEM_ALUOut];

38

TAKEN_BRANCH <= #2 1'b1;

39

IF_ID_NPC <= #2 EX_MEM_ALUOut + 1;

40

PC <= #2 EX_MEM_ALUOut + 1;

41

end

42

else

43

begin

44

IF_ID_IR <= #2 Mem[PC];

45

IF_ID_NPC <= #2 PC + 1;

46

PC <= #2 PC + 1;

47

end

48

end

49

end

50

51

// ID STAGE

52

53

always @(posedge clk2) begin

54

if(HALTED == 0)

55

begin

56

if(IF_ID_IR[25:21] == 5'b00000)

57

ID_EX_A <= 0;

58

else

59

ID_EX_A <= #2 Reg[IF_ID_IR[25:21]]; // "rs"

60

61

if(IF_ID_IR[20:16] == 5'b00000)

62

ID_EX_B <= 0;

63

else

64

ID_EX_B <= #2 Reg[IF_ID_IR[20:16]]; // "rt"

65

66

ID_EX_NPC <= #2 IF_ID_NPC;

67

ID_EX_IR <= #2 IF_ID_IR;

0

0

0

File Edit Selection View Go Run Terminal Help

Project

EXPLORER

PROJECT

mips.vcd

mips2.vcd

pipe_MIPS32.v

test_mips32_1_gtkwa...

test_mips32_1.v

test_mips32_2_gtkwa...

test_mips32_2.v

test1_out

test2_out

OUTLINE

TIMELINE

pipe_MIPS32.v

test_mips32_1.v

test_mips32_2.v

pipe_MIPS32.v

53 always @(posedge clk2) begin

55 begin

67 ID_EX_IR <= #2 IF_ID_IR;

68 ID_EX_Imm <= #2 {{16{IF_ID_IR[15]}} , {IF_ID_IR[15:0]}};

69

70 case (IF_ID_IR[31:26])

71 ADD,SUB,AND,OR,SLT,MUL : ID_EX_type <= #2 RR_ALU;

72 ADDI,SUBI,SLTI : ID_EX_type <= #2 RM_ALU;

73 LW : ID_EX_type <= #2 LOAD;

74 SW : ID_EX_type <= #2 STORE;

75 BNEQZ,BEQZ : ID_EX_type <= #2 BRANCH;

76 HLT : ID_EX_type <= #2 HALT;

77

78 default: ID_EX_type <= #2 HALT; //INVALID OPCODE

79 endcase

80

81 end

82 end

83

84 // EX STAGE

85

86 always @(posedge clk1) begin

87 if(HALTED == 0)

88 begin

89 EX_MEM_IR <= #2 ID_EX_IR;

90 EX_MEM_type <= #2 ID_EX_type;

91 TAKEN_BRANCH <= #2 0;

92

93 case (ID_EX_type)

94 RR_ALU : begin

95

96 case (ID_EX_IR[31:26]) //opcode"

97 ADD : EX_MEM_ALUOut <= #2 ID_EX_A + ID_EX_B;

98 SUB : EX_MEM_ALUOut <= #2 ID_EX_A - ID_EX_B;

99 AND : EX_MEM_ALUOut <= #2 ID_EX_A & ID_EX_B;

100 OR : EX_MEM_ALUOut <= #2 ID_EX_A | ID_EX_B;

101 SLT : EX_MEM_ALUOut <= #2 ID_EX_A < ID_EX_B;

0 0 0

File Edit Selection View Go Run Terminal Help

Project

EXPLORER

PROJECT

mips.vcd

mips2.vcd

pipe_MIPS32.v

test_mips32_1_gtkwa...

test_mips32_1.v

test_mips32_2_gtkwa...

test_mips32_2.v

test1_out

test2_out

pipe_MIPS32.v

test_mips32_1.v

test_mips32_2.v

86 always @(posedge clk1) begin

88 begin

93 case (ID_EX_type)

94 RR_ALU : begin

96 case (ID_EX_IR[31:26]) // "opcode"

100 OR : EX_MEM_ALUOut <= #2 ID_EX_A | ID_EX_B;

101 SLT : EX_MEM_ALUOut <= #2 ID_EX_A < ID_EX_B;

102 MUL : EX_MEM_ALUOut <= #2 ID_EX_A * ID_EX_B;

103 default: EX_MEM_ALUOut <= #2 32'hxxxxxxxx;

104 endcase

105 end

106

107 RM_ALU : begin

108

109 case (ID_EX_IR[31:26]) // "opcode"

110 ADDI : EX_MEM_ALUOut <= #2 ID_EX_A + ID_EX_Imm;

111 SUBI : EX_MEM_ALUOut <= #2 ID_EX_A - ID_EX_Imm;

112 SLTI : EX_MEM_ALUOut <= #2 ID_EX_A < ID_EX_Imm;

113 default: EX_MEM_ALUOut <= #2 32'hxxxxxxxx;

114 endcase

115 end

116

117 LOAD , STORE: begin

118 EX_MEM_ALUOut <= #2 ID_EX_A + ID_EX_Imm;

119 EX_MEM_B <= #2 ID_EX_B;

120 end

121

122 BRANCH : begin

123 EX_MEM_ALUOut <= #2 ID_EX_NPC + ID_EX_Imm;

124 EX_MEM_cond <= #2 (ID_EX_A == 0);

125 end

126 endcase

127 end

128 end

129


130 // MEM STAGE

131

OUTLINE

TIMELINE

0 0 0



POSSIBLE REASONS FOR FAILURE OF PIPELINE MODEL-

- **Pipeline Hazards** are situations that prevent the next instruction in the instruction stream from executing in its designated clock cycle
- Hazards reduce the performance from the ideal speedup gained by pipelining
- Three types of hazards
 - **Structural hazards**
 - Arise from resource conflicts when the hardware can't support all possible combinations of overlapping instructions
 - **Data hazards**
 - Arise when an instruction depends on the results of a previous instruction in a way that is exposed by overlapping of instruction in pipeline
 - **Control hazards**
 - Arise from the pipelining of branches and other instructions that change the PC (Program Counter)

In the test benches we write for our model, we happen to encounter data hazards the most .

The cure to data hazards can be dummy instruction , due to which the data we want to use gets ready before execution of the next statement. The dummy instructions can be $R5=R5||R5$, which gives R5.


We write two test benches to test our model which are given below---

- Test Bench 1-Add three numbers 10, 20 and 30 stored in processor registers.
- The steps:
 - Initialize register R1 with 10.
 - Initialize register R2 with 20.
 - Initialize register R3 with 30.
 - Add the three numbers and store the sum in R4.

Assembly Language Program	Machine Code (in Binary)
ADDI R1,R0,10	01010 00000 00001 0000000000001010
ADDI R2,R0,20	001010 00000 00010 0000000000010100
ADDI R3,R0,25	001010 00000 00011 0000000000011001
ADD R4,R1,R2	000000 00001 00010 00100 00000 000000
ADD R5,R4,R3	000000 00100 00011 00101 00000 000000
HLT	111111 00000 00000 00000 00000 000000

For ease , we convert the following codes into hexadecimal and store them in mem[0] to mem[8], dummy instructions are also entered in between so that wrong data fetching does not happen.

Verilog code for testbench 1



The screenshot shows an IDE with a dark theme. The Explorer panel on the left lists project files: mips.vcd, mips2.vcd, pipe_MIPS32.v, test_mips32_1_gtkwa..., test_mips32_1.v (selected), test_mips32_2_gtkwa..., test_mips32_2.v, test1_out, and test2_out. The main editor displays the content of test_mips32_1.v. The code defines a module test_mips32_1 with two clock signals, an integer k, and an instance of the pipe_MIPS32 module. It includes two initial blocks: one for clock generation and another for memory and register initialization. The memory is initialized with specific hex values for instructions, and registers are initialized with values from memory. The code ends with initialization of mips.HALTED, mips.PC, and mips.TAKEN_BRANCH.

```
1  module test_mips32_1;
2
3  reg clk1 , clk2;
4  integer k;
5
6  pipe_MIPS32 mips(clk1,clk2);
7
8  initial
9  begin
10     clk1 = 0; clk2 = 0;
11     repeat(20)          // Generating two-phase clock
12     begin
13         #5 clk1 = 1; #5 clk1 = 0;
14         #5 clk2 = 1; #5 clk2 = 0;
15     end
16 end
17
18 initial
19 begin
20     for(k=0 ; k<31; k = k+1)
21     |   mips.Reg[k] = k;
22
23     mips.Mem[0] = 32'h2801000a; // ADDI  R1,R0,10
24     mips.Mem[1] = 32'h28020014; // ADDI  R2,R0,20
25     mips.Mem[2] = 32'h28030019; // ADDI  R3,R0,25
26     mips.Mem[3] = 32'h0ce77800; // OR    R7,R7,R7 -- dummy instr.
27     mips.Mem[4] = 32'h0ce77800; // OR    R7,R7,R7 -- dummy instr.
28     mips.Mem[5] = 32'h00222000; // ADD   R4,R1,R2
29     mips.Mem[6] = 32'h0ce77800; // OR    R7,R7,R7 -- dummy instr.
30     mips.Mem[7] = 32'h00832800; // ADD   R5,R4,R3
31     mips.Mem[8] = 32'hfc000000; // HLT
32
33
34     mips.HALTED = 0;
35     mips.PC = 0;
36     mips.TAKEN_BRANCH = 0;
37
```

File Edit Selection View Go Run Terminal Help

Project

EXPLORER

PROJECT

mips.vcd

mips2.vcd

pipe_MIPS32.v

test_mips32_1_gtkwa...

test_mips32_1.v

test_mips32_2_gtkwa...

test_mips32_2.v

test1_out

test2_out

test_mips32_1.v

17

18 initial

19 begin

20 for(k=0 ; k<31; k = k+1)

21 mips.Reg[k] = k;

22

23 mips.Mem[0] = 32'h2801000a; // ADDI R1,R0,10

24 mips.Mem[1] = 32'h28020014; // ADDI R2,R0,20

25 mips.Mem[2] = 32'h28030019; // ADDI R3,R0,25

26 mips.Mem[3] = 32'h0ce77800; // OR R7,R7,R7 -- dummy instr.

27 mips.Mem[4] = 32'h0ce77800; // OR R7,R7,R7 -- dummy instr.

28 mips.Mem[5] = 32'h00222000; // ADD R4,R1,R2

29 mips.Mem[6] = 32'h0ce77800; // OR R7,R7,R7 -- dummy instr.

30 mips.Mem[7] = 32'h00832800; // ADD R5,R4,R3

31 mips.Mem[8] = 32'hfc000000; // HLT

32

33

34 mips.HALTED = 0;

35 mips.PC = 0;

36 mips.TAKEN_BRANCH = 0;

37

38 #280

39 for(k=0 ; k<6 ; k=k+1)

40 \$display ("R%1d - %2d" , k, mips.Reg[k]);

41 end

42

43 initial

44 begin

45 \$dumpfile("mips.vcd");

46 \$dumpvars(0, test_mips32_1);

47 #300 \$finish;

48 end

49

50 endmodule


51

OUTLINE

TIMELINE

0 0 0

Simulation result for testbench 1 on gtkwave



Testbench 2-

Load a word stored in memory location 120, add 45 to it, and store the result in memory location 121.

- The steps:
 - Initialize register R1 with the memory address 120.
 - Load the contents of memory location 120 into register R2.
 - Add 45 to register R2.
 - Store the result in memory location 121

Assembly Language Program

ADDI R1,R0,120

LW R2,0(R1)

ADDI R2,R2,45

SW R2,1(R1)

HLT

Machine Code (in Binary)

001010 00000 00001 0000000001111000


001000 00001 00010 0000000000000000

001010 00010 00010 0000000000101101

001001 00010 00001 0000000000000001

111111 00000 00000 00000 00000 000000

Verilog code for testbench 2



The screenshot shows an IDE with a dark theme. The Explorer panel on the left lists project files: mips.vcd, mips2.vcd, pipe_MIPS32.v, test_mips32_1_gtkwa..., test_mips32_1.v, test_mips32_2_gtkwa..., test_mips32_2.v (selected), test1_out, and test2_out. The main editor displays the Verilog code for test_mips32_2.v. The code defines a module test_mips32_2 that instantiates a pipe_MIPS32 module. It includes two initial blocks: one for clock generation (clk1 and clk2) and another for memory and register initialization. The memory is initialized with specific values for instructions and data, and the registers are initialized with a counter k. A \$display statement is used to print memory values at line 35.

```
1 module test_mips32_2;
2
3 reg clk1, clk2;
4 integer k;
5
6 pipe_MIPS32 mips (clk1, clk2);
7
8 initial
9 begin
10     clk1 = 0; clk2 = 0;
11     repeat (50) // Generating two-phase clock
12     begin
13         #5 clk1 = 1; #5 clk1 = 0;
14         #5 clk2 = 1; #5 clk2 = 0;
15     end
16 end
17
18
19 initial
20 begin
21     for (k=0; k<31; k = k+1)
22         mips.Reg[k] = k;
23     mips.Mem[0] = 32'h28010078; // ADDI R1,R0,120
24     mips.Mem[1] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.
25     mips.Mem[2] = 32'h20220000; // LW R2,0(R1)
26     mips.Mem[3] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.
27     mips.Mem[4] = 32'h2842002d; // ADDI R2,R2,45
28     mips.Mem[5] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.
29     mips.Mem[6] = 32'h24220001; // SW R2,1(R1)
30     mips.Mem[7] = 32'hfc000000; // HLT
31     mips.Mem[120] = 85;
32     mips.PC = 0;
33     mips.HALTED = 0;
34     mips.TAKEN_BRANCH = 0;
35     #500 $display ("Mem[120]: %4d \nMem[121]: %4d",
36         mips.Mem[120], mips.Mem[121]);
37 end
```

File Edit Selection View Go Run Terminal Help

Project

EXPLORER

PROJECT

mips.vcd

mips2.vcd

pipe_MIPS32.v

test_mips32_1_gtkwa...

test_mips32_1.v

test_mips32_2_gtkwa...

test_mips32_2.v

test1_out

test2_out

test_mips32.v

test_mips32_1.v

test_mips32_2.v X

test_mips32_2.v

18

19 initial

20 begin

21 for (k=0; k<31; k = k+1)

22 mips.Reg[k] = k;

23 mips.Mem[0] = 32'h28010078; // ADDI R1,R0,120

24 mips.Mem[1] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.

25 mips.Mem[2] = 32'h20220000; // LW R2,0(R1)

26 mips.Mem[3] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.

27 mips.Mem[4] = 32'h2842002d; // ADDI R2,R2,45

28 mips.Mem[5] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.

29 mips.Mem[6] = 32'h24220001; // SW R2,1(R1)

30 mips.Mem[7] = 32'hfc000000; // HLT

31 mips.Mem[120] = 85;

32 mips.PC = 0;

33 mips.HALTED = 0;

34 mips.TAKEN_BRANCH = 0;

35 #500 \$display ("Mem[120]: %4d \nMem[121]: %4d",

36 mips.Mem[120], mips.Mem[121]);

37 end

38

39 initial

40 begin

41 \$dumpfile ("mips2.vcd");

42 \$dumpvars (0, test_mips32_2);

43 #600 \$finish;

44 end

45

46 endmodule

47

> OUTLINE

> TIMELINE

0 0 0

Simulation result of testbench 2 on gtkwave

