## 5-Stage Pipelined MIPS32 Processor Design | Verilog HDL

### ADITYA KRISHNA (23JE0047)

**Department of ELECTRICAL ENGINEERING** 

#### A Quick Look at MIPS32

- MIPS32 registers:
  - a) 32, 32-bit general purpose registers (GPRs), RO to R31.
    - Register *RO* contains a constant 0; cannot be written.
  - b) A special-purpose 32-bit program counter (PC).
    - Points to the next instruction in memory to be fetched and executed.
- No flag registers (zero, carry, sign, etc.).
- Very few addressing modes (register, immediate, register indexed, etc.)
  - Only load and store instructions can access memory.
- We assume memory word size is 32 bits (word addressable).

#### The MIPS32 Instruction Subset Being Considered

Load and Store Instructions

```
LW R2,124(R8) // R2 = Mem[R8+124]
SW R5,-10(R25) // Mem[R25-10] = R5
```

Arithmetic and Logic Instructions (only register operands)

Arithmetic and Logic Instructions (immediate operand)


```
ADDI R1,R2,25
                      // R1 = R2 + 25
                      // R5 = R1 - 150
     SUBI R5,R1,150
     SLTI R2,R10,10 // If R10<10, R2=1; else R2=0
 Branch Instructions
     BEQZ R1,Loop
                     // Branch to Loop if R1=0
     BNEQZ R5, Label // Branch to Label if R5!=0
 Jump Instruction
     J
                      // Branch to Loop unconditionally
          Loop
Miscellaneous Instruction
     HLT
                      // Halt execution
```

#### **MIPS Instruction Encoding**

- All MIPS32 instructions can be classified into three groups in terms of instruction encoding.
  - R-type (Register), I-type (Immediate), and J-type (Jump).
  - In an instruction encoding, the 32 bits of the instruction are divided into several fields of fixed widths.
  - All instructions may not use all the fields.
- Since the relative positions of some of the fields are same across instructions, instruction decoding becomes very simple.

#### (a) R-type Instruction Encoding

- Here an instruction can use up to three register operands.
  - Two source and one destination.
- In addition, for shift instructions, the number of bits to shift can also be specified (*we are not considering such instructions here*).



Not used here

R-type instructions considered with opcode:

Instruction	opcode
ADD	000000
SUB	000001
AND	000010
OR	000011
SLT	000100
MUL	000101
HLT	111111


```
SUB R5,R12,R25

000001 01100 11001 00101 00000 000000
SUB R12 R25 R5

= 05992800 (in hex)
```

#### (b) I-type Instruction Encoding

- Contains a 16-bit immediate data field.
- Supports one source and one destination register.




• I-type instructions considered with opcode:


Instruction	opcode
LW	001000
SW	001001
ADDI	001010
SUBI	001011
SLTI	001100
BNEQZ	001101
BEQZ	001110

LW R20,84(R9)		
001000 01001 10100 0000000010101000 LW R9 R20 offset		
= 21340054 (in hex)		
BEQZ R25,Label		
001110 11001 00000 yyyyyyyyyyyyyy BEQZ R25 Unused offset		
= 3b20YYYY (in hex)		

#### (c) J-type Instruction Encoding

- Contains a 26-bit jump address field.
  - Extended to 28 bits by padding two 0's on the right.





#### **Addressing Modes in MIPS32**

Register addressing ADD R1,R2,R3
 Immediate addressing ADDI R1,R2, 200
 Base addressing LW R5, 150(R7)

Content of a register is added to a "base" value to get the operand address.

PC relative addressing BEQZ R3, Label
 16-bit offset is added to PC to get the target address.

Pseudo-direct addressing
 Label

26-bit offset is added to PC to get the target address.

#### **MIPS32 Instruction Cycle**

• We divide the instruction execution cycle into five steps:

a) IF : Instruction Fetch

b) ID : Instruction Decode / Register Fetch

c) EX : Execution / Effective Address Calculation

d) MEM : Memory Access / Branch Completion

e) WB : Register Write-back

• We now show the generic micro-instructions carries out in the various steps.

#### (a) IF: Instruction Fetch

- Here the instruction pointed to by PC is fetched from memory, and also the next value of PC is computed.
  - Every MIPS32 instruction is of 32 bits.
  - Every memory word is of 32 bits and has a unique address.
  - For a branch instruction, new value of the PC may be the target address. So PC is not updated in this stage; new value is stored in a register NPC.

IF:  $R \leftarrow Mem[PC];$   $NPC \leftarrow PC + 1;$ 

For byte addressable memory, PC has to be incremented by 4.

#### (b) ID: Instruction Decode

- The instruction already fetched in IR is decoded.
  - *Opcode* is 6-bits (bits 31:26).
  - First source operand *rs* (bits 25:21), second source operand *rt* (bits 20:16).
  - 16-bit immediate data (bits 15:0).
  - 26-bit immediate data (bits 25:0).
- Decoding is done in parallel with reading the register operands rs and rt.
  - Possible because these fields are in a fixed location in the instruction format.
- In a similar way, the immediate data are sign-extended.

```
ID: A ← Reg [rs];
B ← Reg [rt];
Imm ← (IR15)16 ## IR15..0 // sign extend 16-bit immediate field
Imm1 ← (IR25)6 ## IR25..0 // sign extend 26-bit immediate field
```

A, B, Imm, Imm1 are temporary registers.

#### (c) EX: Execution / Effective Address Computation

- In this step, the ALU is used to perform some calculation.
  - The exact operation depends on the instruction that is already decoded.
  - The ALU operates on operands that have been already made ready in the previous cycle.
    - A, B, Imm, etc.
- We show the micro-instructions corresponding to the type of instruction.

#### Memory Reference:

ALUOut  $\leftarrow$  A + Imm;

Example: LW R3, 100(R8)

#### Register-Register ALU Instruction:

ALUOut ← A func B;

Example: SUB R2, R5, R12

#### Register-Immediate ALU Instruction:

ALUOut ← A func Imm;

Example: SUBI R2, R5, 524

#### Branch:

ALUOut  $\leftarrow$  NPC + Imm; cond  $\leftarrow$  (A op 0);

Example: BEQZ R2, Label

[op is ==]

#### (d) MEM: Memory Access / Branch Completion

- The only instructions that make use of this step are loads, stores, and branches.
  - The load and store instructions access the memory.
  - The branch instruction updates *PC* depending upon the outcome of the branch condition.

# Load instruction: PC ← NPC; LMD ← Mem [ALUOut]; Store instruction:

PC ← NPC;
Mem [ALUOut] ← B;

Branch instruction:

if (cond) PC ← ALUOut;


else PC ← NPC;

Other instructions:

PC ← NPC;

#### (e) WB: Register Write Back

- In this step, the result is written back into the register file.
  - Result may come from the ALU.
  - Result may come from the memory system (viz. a LOAD instruction).
- The position of the destination register in the instruction word depends on the instruction → already known after decoding has been done.



#### Register-Register ALU Instruction:

Reg [rd] ← ALUOut;

#### Register-Immediate ALU Instruction:


Reg [rt] ← ALUOut;

#### **Load Instruction:**

Reg [rt]  $\leftarrow$  LMD;

#### ADD R2, R5, R10


#### ADDI R2, R5, 150



```
 \begin{array}{c} \textbf{IF} \\ \textbf{IR} \\ & \leftarrow \textbf{Mem [PC];} \\ \textbf{NPC} \\ \leftarrow \textbf{PC + 1;} \\ \\ \textbf{ID} \\ & \textbf{ID} \\ & \textbf{Imm} \\ \leftarrow (\textbf{IR}_{15})^{16} \# \textbf{IR}_{15..0} \\ \\ \textbf{EX} \\ & \textbf{ALUOut} \\ \leftarrow \textbf{A + Imm;} \\ \\ \textbf{MEM} \\ & \textbf{PC} \\ \leftarrow \textbf{NPC;} \\ \\ \textbf{WB} \\ & \textbf{Reg [rt]} \\ \leftarrow \textbf{ALUOut;} \\ \end{array}
```


#### LW R2, 200 (R6)


#### SW R3, 25 (R10)



```
IF  \begin{array}{c} IR & \leftarrow \text{ Mem [PC];} \\ NPC & \leftarrow PC+1; \\ \hline & \leftarrow \text{ Reg [rs];} \\ ID & \leftarrow \text{ Reg [rt];} \\ Imm & \leftarrow (IR_{15})^{16} \# IR_{15..0} \\ \hline \textbf{EX} & \text{ALUOut } \leftarrow \text{A + Imm;} \\ \hline \textbf{MEM} & \text{PC} \leftarrow \text{NPC;} \\ Mem [ALUOut] \leftarrow \text{B;} \\ \hline \textbf{WB} & - \\ \end{array}
```


#### BEQZ R3, Label







#### Introduction

- Basic requirements for pipelining the MIPS32 data path:
  - We should be able to start a new instruction every clock cycle.
  - Each of the five steps mentioned before (IF, ID, EX, MEM and WB) becomes a pipeline stage.
  - Each stage must finish its execution within one clock cycle.



#### Clock Cycles






#### **Micro-operations for Pipelined MIPS32**


- · Convention used:
  - Most of the temporary registers required in the data path are included as part of the inter-stage latches.
  - IF\_ID: denotes the latch stage between the IF and ID stages.
  - ID\_EX: denotes the latch stage between the ID and EX stages.
  - EX\_MEM: denotes the latch stage between the EX and MEM stages.
  - MEM\_WB: denotes the latch stage between the MEM and WB stages.
- Example:
  - ID\_EX\_A means register A that is implemented as part of the ID\_EX latch stage.

#### (a) Micro-operations for Pipeline Stage IF




#### (b) Micro-operations for Pipeline Stage ID

```
ID_EX_A ← Reg [IF_ID_IR [rs]];
ID_EX_B ← Reg [IF_ID_IR [rt]];
ID_EX_NPC ← IF_ID_NPC;
ID_EX_IR ← IF_ID_IR;
ID_EX_Imm ← sign-extend (IF_ID_IR<sub>15..0</sub>);
```




#### (c) Micro-operations for Pipeline Stage EX


```
\leftarrow ID_EX_IR;
EX_MEM_IR
EX_MEM_ALUOut ← ID_EX_A func ID_EX_B;
                                                 EX_MEM_ALUOut ← ID_EX_NPC +
               R-R ALU
                                                                       ID_EX_Imm;
EX_MEM_IR
                 ← ID_EX_IR;
                                                                  ← (ID_EX_A == 0);
                                                 EX_MEM_cond
EX_MEM_ALUOut 		 ID_EX_A func ID_EX_Imm;
                                                               BRANCH
               R-M ALU
EX_MEM_IR
                 \leftarrow ID_EX_IR;
EX_MEM_ALUOut ← ID_EX_A + ID_EX_Imm;
                                           LOAD / STORE
EX_MEM_B
                  \leftarrow ID_EX_B;
```



#### (d) Micro-operations for Pipeline Stage MEM



Hardware Modeling Using Verilog




#### (e) Micro-operations for Pipeline Stage WB


Reg [MEM\_WB\_IR [rd]] ← MEM\_WB\_ALUOut; R-R ALU

Reg [MEM\_WB\_IR [rt]] ← MEM\_WB\_ALUOut; R-M ALU

Reg [MEM\_WB\_IR [rt]] ← MEM\_WB\_LMD; LOAD



## PUTTING IT ALL TOGETHER :: MIPS32 PIPELINE



### POSSIBLE REASONS FOR FAILURE OF PIPELINE MODEL-

- Pipeline Hazards are situations that prevent the next instruction in the instruction stream from executing in its designated clock cycle
- Hazards reduce the performance from the ideal speedup gained by pipelining
- Three types of hazards
  - Structural hazards
    - Arise from resource conflicts when the hardware can't support all possible combinations of overlapping instructions

#### Data hazards

 Arise when an instruction depends on the results of a previous instruction in a way that is exposed by overlapping of instruction in pipeline

#### - Control hazards

 Arise from the pipelining of branches and other instructions that change the PC (Program Counter)

In the test benches we write for our model, we happen to encounter data hazards the most.

The cure to data hazards can be dummy instruction, due to which the data we want to use gets ready before execution of the next statement. The dummy instructions can be R5=R5||R5, which gives R5.

We write two test benches to test our model which are given below---

- Test Bench 1-Add three numbers 10, 20 and 30 stored in processor registers.
- The steps:
  - Initialize register R1 with 10.
  - Initialize register R2 with 20.
  - Initialize register R3 with 30.
  - Add the three numbers and store the sum in R4.

Assembly Language Program	Machine Code (in Binary)
ADDI R1,R0,10	01010 00000 00001 0000000000001010
ADDI R2,R0,20	001010 00000 00010 0000000000010100
ADDI R3,R0,25	001010 00000 00011 000000000011001
ADD R4,R1,R2	000000 00001 00010 00100 00000 000000
ADD R5,R4,R3	000000 00100 00011 00101 00000 000000
HLT	111111 00000 00000 00000 00000 000000

For ease, we convert the following codes into hexadecimel and store them in mem[0] to mem[8], dummy instructions are also entered in between so that wrong data fetching does not happen.

#### Testbench 2-

Load a word stored in memory location 120, add 45 to it, and store the result in memory location 121.

- The steps:
- Initialize register R1 with the memory address 120.
- Load the contents of memory location 120 into register R2.
- Add 45 to register R2.
- Store the result in memory location 121

Assembly Language Program ADDI R1,R0,120 LW R2,0(R1) ADDI R2,R2,45 SW R2,1(R1) HLT

#### Verilog Implementation of MIPS32 Pipeline

```
& ~
🔻 File Edit Selection View Go Run Terminal Help
                                                                                                         Project 2
                                ■ pipe_MIPS32.v X
        EXPLORER

    test_mips32_1.v

    test_mips32_1.v

    test_mips32_2.v

    test_mips32_2.v

      ∨ PROJECT
                                ■ pipe_MIPS32.v
                                       `timescale 1ns/1ps

≡ mips.vcd

        ≡ mips2.vcd
                                       module pipe MIPS32 (clk1, clk2);
       ≡ pipe_MIPS32.v
       test_mips32_1_gtkwa...
                                         input clk1, clk2; // Two-phase clock

    test_mips32_1.v


       test_mips32_2_gtkwa...
                                         reg [31:0] PC, IF_ID_IR, IF_ID_NPC;
                                         reg [31:0] ID_EX_IR, ID_EX_NPC, ID_EX_A, ID_EX_B, ID_EX_Imm;


    test_mips32_2.v


    test_mips32_2.v

                                         reg [2:0] ID EX type, EX MEM type, MEM WB type;

≡ test1 out
                                         reg [31:0] EX MEM IR, EX MEM ALUOut, EX MEM B;
        EX MEM cond;
                                         reg [31:0] MEM_WB_IR, MEM_WB_ALUOut, MEM_WB_LMD;
                                         reg [31:0] Reg [31:0]; // Register bank (32 x 32)
                                         reg [31:0] Mem [1023:0];
                                       parameter ADD=6'b000000, SUB=6'b000001, AND=6'b000010, OR=6'b000011,
                                       SLT=6'b000100, MUL=6'b000101, HLT=6'b111111, LW=6'b001000,
                                       SW=6'b001001, ADDI=6'b001010, SUBI=6'b001011, SLTI=6'b001100,
                                       BNEQZ=6'b001101, BEQZ=6'b001110;
                                       parameter RR ALU=3'b000, RM ALU=3'b001, LOAD=3'b010, STORE=3'b011,
                                       BRANCH=3'b100, HALT=3'b101;
                                       reg HALTED;
                                       reg TAKEN BRANCH; // Required to disable instructions after branch
                                       always @ (posedge clk1) begin
                                           if (HALTED == 0)
(8)
                                                if(((EX MEM IR[31:26] == BEQZ) && (EX MEM cond == 1)) ||
                                                   ((EX MEM IR[31:26] == BNEQZ) && (EX MEM cond == 0)))
      > OUTLINE
                                                   begin
      > TIMELINE
                                                    IF ID IR <= #2 Mem[EX MEM ALUOut];</pre>
    ⊗ o ∆ o
```







```
XI File Edit Selection View Go Run Terminal Help
                                                                                                                                                      88 v
                                                                                                        Project
Ď
        EXPLORER
                               ≡ pipe_MIPS32.v X

    test_mips32_1.v
    test_mips32_1.v

                                                                         ≡ test_mips32_2.v
      ∨ PROJECT
                                ≡ pipe_MIPS32.v
       ≡ mips.vcd
        ≡ mips2.vcd
       ≡ pipe_MIPS32.v
وړ
                                       always @(posedge clk2) begin
       test_mips32_1_gtkwa...
                                           if(HALTED == 0)
       ≡ test_mips32_1.v
       test_mips32_2_gtkwa...
                                               MEM WB IR <= #2 EX MEM IR;
       ≡ test_mips32_2.v
                                               MEM WB type <= #2 EX MEM type;

    test1_out

                                               case (EX MEM type)

    test2_out

                                                 RR ALU, RM ALU : MEM WB ALUOUT <= #2 EX MEM ALUOUT;
                                                 LOAD : MEM_WB_LMD <= #2 Mem[EX_MEM_ALUOut];
                                                 STORE : if(TAKEN BRANCH == 0) //disable write
                                                            Mem[EX MEM ALUOut] <= #2 EX MEM B;</pre>
                                               endcase
                                       always @(posedge clk1) begin
                                           if (TAKEN BRANCH == 0) begin
                                               case (MEM WB type)
                                                  RR ALU : Reg[MEM WB IR[15:11]] <= #2 MEM WB ALUOut; // "rd"
                                                  RM_ALU : Reg[MEM WB_IR[20:16]] <= #2 MEM WB_ALUOut; // "rt"</pre>
                                                  LOAD : Reg[MEM WB IR[20:16]] <= #2 MEM WB LMD; // "rt"
                                                  HALT : HALTED <= #2 1'b1;
                                               endcase
                                       end
8
                                       endmodule
                                163
      > OUTLINE
      > TIMELINE
    ⊗ 0 ∆ 0
```

### POSSIBLE REASONS FOR FAILURE OF PIPELINE MODEL-

- Pipeline Hazards are situations that prevent the next instruction in the instruction stream from executing in its designated clock cycle
- Hazards reduce the performance from the ideal speedup gained by pipelining
- Three types of hazards
  - Structural hazards
    - Arise from resource conflicts when the hardware can't support all possible combinations of overlapping instructions

#### - Data hazards

 Arise when an instruction depends on the results of a previous instruction in a way that is exposed by overlapping of instruction in pipeline

#### Control hazards

 Arise from the pipelining of branches and other instructions that change the PC (Program Counter)

In the test benches we write for our model, we happen to encounter data hazards the most.

The cure to data hazards can be dummy instruction, due to which the data we want to use gets ready before execution of the next statement. The dummy instructions can be R5=R5||R5, which gives R5.

We write two test benches to test our model which are given below---

- Test Bench 1-Add three numbers 10, 20 and 30 stored in processor registers.
- The steps:
  - Initialize register R1 with 10.
  - Initialize register R2 with 20.
  - Initialize register R3 with 30.
  - Add the three numbers and store the sum in R4.

Assembly Language Program	Machine Code (in Binary)
ADDI R1,R0,10	01010 00000 00001 0000000000001010
ADDI R2,R0,20	001010 00000 00010 0000000000010100
ADDI R3,R0,25	001010 00000 00011 0000000000011001
ADD R4,R1,R2	000000 00001 00010 00100 00000 000000
ADD R5,R4,R3	000000 00100 00011 00101 00000 000000
HLT	111111 00000 00000 00000 00000 000000

For ease, we convert the following codes into hexadecimel and store them in mem[0] to mem[8], dummy instructions are also entered in between so that wrong data fetching does not happen.

#### Verilog code for testbench 1

```
Project 2
                                                           \leftarrow \rightarrow
                                                                                                                                                        8 v
X File Edit Selection View Go Run Terminal Help

E test_mips32_1.v X

■ Test_mips32_1.v X
                                                                         ≡ test_mips32_2.v
        EXPLORER
                               ■ pipe MIPS32.v

∨ PROJECT


    test_mips32_1.v

    test_mips32_1.v


                                       module test_mips32_1;
       ≡ mips.vcd
       ≡ mips2.vcd
                                       reg clk1 , clk2;
       ≡ pipe_MIPS32.v
                                       integer k;
       test_mips32_1_gtkwa...
       ≡ test_mips32_1.v
                                       pipe MIPS32 mips(clk1,clk2);
       test_mips32_2_gtkwa...
       ≡ test_mips32_2.v
                                       begin

≡ test1_out
                                           clk1 = 0; clk2 = 0;

≡ test2_out
                                           repeat(20)
                                                                 // Generating two-phase clock
                                                #5 clk1 = 1; #5 clk1 = 0;
                                                #5 clk2 = 1; #5 clk2 = 0;
                                           for(k=0; k<31; k = k+1)
                                              mips.Reg[k] = k;
                                           mips.Mem[0] = 32'h2801000a; // ADDI R1,R0,10
                                           mips.Mem[1] = 32'h28020014; // ADDI R2,R0,20
                                           mips.Mem[2] = 32'h28030019; // ADDI R3,R0,25
                                           mips.Mem[3] = 32'h0ce77800; // OR
                                           mips.Mem[4] = 32'h0ce77800; // OR
                                                                                     R7,R7,R7 -- dummy instr.
                                           mips.Mem[5] = 32'h00222000; // ADD
                                                                                    R4,R1,R2
                                           mips.Mem[6] = 32'h0ce77800; // OR
                                           mips.Mem[7] = 32'h00832800; // ADD
                                                                                    R5,R4,R3
                                           mips.Mem[8] = 32'hfc000000; // HLT
8
                                           mips.HALTED = 0;
                                           mips.PC = 0;
      > OUTLINE
                                           mips.TAKEN BRANCH = 0;
      > TIMELINE
    ⊗ 0 ∆ 0
```



## Simulation result for testbench 1 on gtkwave



#### Testbench 2-

Load a word stored in memory location 120, add 45 to it, and store the result in memory location 121.

- The steps:
- Initialize register R1 with the memory address 120.
- Load the contents of memory location 120 into register R2.
- Add 45 to register R2.
- Store the result in memory location 121

Assembly Language Program ADDI R1,R0,120 LW R2,0(R1) ADDI R2,R2,45 SW R2,1(R1) HLT

#### Verilog code for testbench 2

```
& v
X File Edit Selection View Go Run Terminal Help
                             ■ pipe_MIPS32.v
                                                ≡ test_mips32_1.v
                                                                    ∨ PROJECT
                              ≡ test_mips32_2.v
                                    module test mips32 2;

≡ mips.vcd


       ≡ mips2.vcd
                                    reg clk1, clk2;
၀၀
       ≡ pipe_MIPS32.v
                                    integer k;
      test_mips32_1_gtkwa...

    test_mips32_1.v

                                    pipe MIPS32 mips (clk1, clk2);
      test_mips32_2_qtkwa...

    test_mips32_2.v

       ≣ test1 out
                                        clk1 = 0; clk2 = 0;
       repeat (50) // Generating two-phase clock
                                            #5 clk1 = 1; #5 clk1 = 0;
                                            #5 clk2 = 1; #5 clk2 = 0;
                                    end
                                    begin
                                        for (k=0; k<31; k = k+1)
                                        mips.Reg[k] = k;
                                        mips.Mem[0] = 32'h28010078; // ADDI R1,R0,120
                                        mips.Mem[1] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.
                                        mips.Mem[2] = 32'h20220000; // LW R2,0(R1)
                                        mips.Mem[3] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.
                                        mips.Mem[4] = 32'h2842002d; // ADDI R2,R2,45
                                        mips.Mem[5] = 32'h0c631800; // OR R3,R3,R3 -- dummy instr.
                                        mips.Mem[6] = 32'h24220001; // SW R2,1(R1)
                                        mips.Mem[7] = 32'hfc000000; // HLT
                                        mips.Mem[120] = 85;
                                        mips.PC = 0;
                                        mips.HALTED = 0;
                                        mips.TAKEN_BRANCH = 0;
                                        #500 $display ("Mem[120]: %4d \nMem[121]: %4d",
     > OUTLINE
                                        mips.Mem[120], mips.Mem[121]);
     > TIMELINE
                                    end
    ⊗ 0 ∆ 0
```



## Simulation result of testbench 2 on gtkwave

