Compilation 2024 Liveness analysis

Amin Timany timany@cs.au.dk

Based on slides by Aslan Askarov and E. Ernst

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
    %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

Ilvm reg	x86-64 reg	explanation
%n		
%acc		
%i		
%		
%c		
%m		
%k		
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
    %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc		
%i		
%		
%c		
%m		
%k		
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

Ilvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i		
%		
%c		
%m		
%k		
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
    %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%		
%c		
%m		
%k		
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop body, label %after loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%	%rax	some free reg
%c		
%m		
%k		
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop body, label %after loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%	%rax	some free reg
%c	_	in flags
%m		
%k		
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop body, label %after loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%	%rax	some free reg
%c	_	in flags
%m	%rcx	some free reg
%k		
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%	%rax	some free reg
%c	_	in flags
%m	%rcx	some free reg
%k	%rsi	some free reg
%r		

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
    %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%	%rax	some free reg
%c	_	in flags
%m	%rcx	some free reg
%k	%rsi	some free reg
%r	?	

Assuming we only have %rax, %rcx, %rsi, %rdi

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop body, label %after loop
loop_body:
    %m = load i64, i64* %acc
   %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

llvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%	%rax	some free reg
%c	_	in flags
%m	%rcx	some free reg
%k	%rsi	some free reg
%r	?	

We have to spill one of the x86-64 registers onto the stack!

Assuming we only have %rax, %rcx, %rsi, %rdi

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
   %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
    %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc		stack address
%i		stack address
%	%rax	some free reg
%c		in flags
%m	%rcx	some free reg
%k	%rsi	some free reg
%r	?	

We have to spill one of the x86-64 registers onto the stack!

Can we do better?

Assuming we only have %rax, %rcx, %rsi, %rdi

```
define i64 @fact(i64 %n){
    %acc = alloca i64
    store i64 1, i64* %acc
    %i = alloca i64
    store i64 1, i64* %i
    br label %loop
loop:
    %l = load i64, i64* %i
    %c = icmp sle i64 %l, %n
    br i1 %c, label %loop_body, label %after_loop
loop_body:
    %m = load i64, i64* %acc
   %k = load i64, i64* %i
   %r = mul i64 %m, %k
    store i64 %r, i64* %acc
   %k1 = add i64 %k, 1
    store i64 %k1, i64* %i
    br label %loop
after loop:
    %res = load i64, i64* %acc
    ret i64 %res
}
```

IIvm reg	x86-64 reg	explanation
%n	%rdi	1st arg
%acc	_	stack address
%i	_	stack address
%	%rax	some free reg
%с	_	in flags
%m	%rcx	some free reg
%k	%rsi	some free reg
%r	?	

We have to spill one of the x86-64 registers onto the stack!

Can we do better?

Yes, place %r in %rax because %l is never used again!

Liveness analysis

- For good complexity management, we have used an unbounded number of "registers" (temporaries)
- To save resources, many of them can be merged
- How do we find out which can be safely merged?

Liveness


 A variable is live at a point in an execution if its value is needed in the future

This is a dynamic definition


Ex: t118 is live in line 2

 Static liveness: the value is definitely not needed vs. may be needed in the future movl \$4, t119
movl t119, t118
movl \$0, t120
movl t120, %eax
imull t118


Consider a program and a graph showing control




Liveness of variable a



Liveness of variable b



Liveness of variable c



Concepts – Terminology


- Wish to reason about data-flow: tracing values
- Concepts:
 - Graph: node, edge, predecessor, successor, in-edge, out-edge
 - Variable: node defines var, node uses var, var live on edge, var live-in at node, var live-out at node
- Data: use[n],use[v],def[n],def[v],in[n],out[n],succ,pred
- Liveness, formally: variable v is live on edge E if there exists a
 directed path starting with E and ending in node N ∈ use[v] not
 going through any N' ∈ def[v]

Concepts – Terminology

- Wish to reason about data-flow: tracing values
- Concepts:
 - · Graph: node, edge, predecessor, successor, in-edge, out-edge
 - Variable: node defines var, node uses var, var live on edge, var live-in at node, var live-out at node
- Data: use[n],use[v],def[n],def[v],in[n],out[n],succ,pred
- Liveness, formally: variable v is live on edge E if there exists a directed path starting with E and ending in node N ∈ use[v] not going through any N' ∈ def[v]



Question



What variables are *live* on edge 6 - 1?

- a) {a , i, x }
- b) {a , i, y}
- c) {a , i, z}
- d) {a , i}
- e) ALL

Data-Flow Related Properties

- Local properties computed directly:
 - succ, pred, use[n], def[n]
- Properties derived by simple summary:
 - use[v], def[v]
- Properties depending on graph structure:
 - in[n], out[n]

Data-Flow Related Properties

Local relations satisfied by solution:

```
v \in use[n] \Rightarrow v \in in[n] v \in in[n] \Rightarrow v \in in[n] v \in out[m] v \in out[n] \setminus def[n] v \in in[n]
```

Global equations satisfied by solution:

```
in[n] = use[n] \cup (out[n] \setminus def[n])
out[n] = \bigcup_{s \in succ[n]} in[s]
```


Computing Data-Flow Properties

Simple algorithm, using fixed point iteration


```
\label{eq:foreach} \begin{tabular}{l} for each $n $ \{ in'[n] := {\}} \} \\ repeat \\ for each $n $ \{ \\ in'[n] := in[n]; out'[n] := out[n] \\ in[n] := in[n]; out'[n] - def[n]) \\ out[n] := \cup_{s \in succ[n]} in[s] \\ \} \\ until $(\forall n: in'[n] = in[n] $\land out'[n] = out[n])$ \\ \end{tabular}
```


Compare!

```
in[n] = use[n] \cup (out[n] \setminus def[n])
out[n] = \bigcup_{s \in succ[n]} in[s]
```





node	use def				
1	_ a				
2	a b				
3	bc c				
4	b a				
5	a _				
6	c _				







node	use def	in out				
1	_ a					
2	a b	1				
3	bc c	1				
4	b a					
5	a _					
6	c _					






node	use def	in out	in out			
1	_ a					
2	a b		a _			
3	bc c		bc _			
4	b a		b _			
5	a _		a a			
6	c _		С _			






node	use def	in out	in out	in out			
1	_ a	1	1	_ a			
2	a b	1	a _	a bc			
3	bc c		bc _	bc b			
4	b a		b _	b a			
5	a _		a a	a ac			
6	c _		С _	С _			




in[n] =	use[n] ∪ (out[n] \ def[n])							
out[n]	= U in[s]							
	s ∈ succ[n]							

node	use def	in out	in out	in out	in out		
1	_ a	1	1	_ a	_ a		
2	a b	1	a _	a bc	ac bc		
3	bc c		bc _	bc b	bc b		
4	b a	1	b _	b a	b a		
5	a _		a a	a ac	ac ac		
6	c _		С _	С _	С _		




in[n] =	use[n] ∪ (out[n] \ def[n])							
out[n]	= U in[s]							
	s ∈ succ[n]							

node	use def	in out						
1	_ a	1	1	_ a	_ a	_ ac		
2	a b	1	a _	a bc	ac bc	ac bc		
3	bc c	1	bc _	bc b	bc b	bc b		
4	b a	1	b _	b a	b a	b ac		
5	a _		аа	a ac	ac ac	ac ac		
6	c _		С _	c _	c _	c _		_




in[n] =	use[n] ∪ (out[n] \ def[n])							
out[n]	= U in[s]							
	s ∈ succ[n]							

node	use def	in out						
1	_ a	1	1	_ a	_ a	_ ac	c ac	
2	a b	1	a _	a bc	ac bc	ac bc	ac bc	
3	bc c	1	bc _	bc b	bc b	bc b	bc b	
4	b a	1	b _	b a	b a	b ac	bc ac	
5	a _		a a	a ac	ac ac	ac ac	ac ac	
6	c _		С _	С _	с _	С _	С _	




in[n] =	use[n] ∪ (out[n] \ def[n])
out[n]	= U in[s]
	s ∈ succ[n]

node	use def	in out							
1	_ a	1	1	_ a	_ a	_ ac	c ac	c ac	
2	a b	1	a _	a bc	ac bc	ac bc	ac bc	ac bc	
3	bc c		bc _	bc b	bc b	bc b	bc b	bc bc	
4	b a	1	b _	b a	b a	b ac	bc ac	bc ac	
5	a _		a a	a ac	ac ac	ac ac	ac ac	ac ac	
6	c _		С _	c _	с _	c _	с _	С _	



in[n] =	use[n] ∪ (out[n] \ def[n])								
out[n]	= U in[s]								
s ∈ succ[n]									

node	use def	in out							
1	_ a	1	1	_ a	_ a	_ ac	c ac	c ac	c ac
2	a b	1	a _	a bc	ac bc	ac bc	ac bc	ac bc	ac bc
3	bc c		bc _	bc b	bc b	bc b	bc b	bc bc	bc bc
4	b a		b _	b a	b a	b ac	bc ac	bc ac	bc ac
5	a _		a a	a ac	ac ac	ac ac	ac ac	ac ac	ac ac
6	c _		С _	С _	С _	С _	С _	С _	C _



Extras on Liveness Computations

- Use dependency guided ordering!
- Use basic blocks rather than instructions: Larger use[n], def[n], simpler graph — nice trade-off!
- Work on single variable at a time: Good with many temps having short live ranges
- Set representation:
 - bit arrays: union = bit-or, good for dense data
 - sorted lists: union = merge, good for sparse data
 - · ... union linear in any case, as well as set-difference ...

Time Complexity

- With program size N "in some sense"
 - number of vars: O(N)
 - number of nodes: O(N)

```
\begin{split} &\text{for each } n \, \{ \, \text{in}[n] \coloneqq \{ \} \} \\ &\text{repeat} \\ &\text{for each } n \, \{ \\ &\text{in'}[n] \coloneqq \text{in}[n]; \, \text{out'}[n] \coloneqq \text{out}[n] \\ &\text{in}[n] \coloneqq \text{use}[n] \cup (\text{out}[n] - \text{def}[n]) \\ &\text{out}[n] \coloneqq \cup_{s \in \text{succ}[n]} \, \text{in}[s] \\ &\text{} \} \\ &\text{until } (\forall n \colon \text{in'}[n] = \text{in}[n] \, \land \, \text{out'}[n] = \text{out}[n]) \end{split}
```

O(N) O(N⁴) O(N²) O(N)


In practice, with good ordering: O(N) ... O(N²)

Interference Graphs


- Liveness is used for several purposes, notably register allocation
- Point: can merge two temps without "conflict"
- Def: interference exists among two vars v, w iff they have overlapping liveness paths
- Main case: both are live on same edge
- Tricky exceptions:
 - MOVE instructions
 - Instructions can only produce value in specific register

Interference Graph Example

- Recall example graph:
- Live ranges:
 - a: $\{1\rightarrow 2, 4\rightarrow 5, 5\rightarrow 2\}$
 - b: $\{2\rightarrow 3, 3\rightarrow 4\}$
 - c: everywhere



Interference represented as matrix or graph



MOVE and Interference

- MOVE instructions are special: We know that the values of two registers are equal
- ... so they can! be merged even though they have overlapping live paths
- Algorithm core:
 - at non-MOVE n defining a with out[n] = b₁...b_j, add interference edges (a,b₁)..(a,b_i)
 - at MOVE n defining a using c with out[n]= b₁...b_j, add interference edges (a,b₁)..(a,b_j), omitting (a,b_k) if b_k=c

Summary

- Temporaries allocated liberally now clean up
- Liveness enables merging conflict-free temps
- Main concepts/data: use, def, in, out
- Local relations/global equations
- Algorithm similar to global equations
- Note ordering of nodes!
- Complexity bad (N⁴), in practice near-linear
- Interference graphs note exception for MOVE