

1. Description

1.1. Project

Project Name	32F407_FSMC
Board Name	custom
Generated with:	STM32CubeMX 6.1.1
Date	12/29/2020


1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F407/417
MCU name	STM32F407VETx
MCU Package	LQFP100
MCU Pin number	100

1.3. Core(s) information

Core(s)	Arm Cortex-M4

2. Pinout Configuration




3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP100	(function after		Function(s)	
	reset)			
2	PE3	I/O	GPIO_EXTI3	btn_k1
3	PE4	I/O	GPIO_EXTI4	btn_k0
6	VBAT	Power		
10	VSS	Power		
11	VDD	Power		
12	PH0-OSC_IN	I/O	RCC_OSC_IN	
13	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
14	NRST	Reset		
19	VDD	Power		
20	VSSA	Power		
21	VREF+	Power		
22	VDDA	Power		
27	VSS	Power		
28	VDD	Power		
29	PA4	I/O	DAC_OUT1	
31	PA6 *	I/O	GPIO_Output	Board_D2
34	PC5	I/O	GPIO_EXTI5	touch_it
38	PE7	I/O	FSMC_D4	
39	PE8	I/O	FSMC_D5	
40	PE9	I/O	FSMC_D6	
41	PE10	I/O	FSMC_D7	
42	PE11	I/O	FSMC_D8	
43	PE12	I/O	FSMC_D9	
44	PE13	I/O	FSMC_D10	
45	PE14	I/O	FSMC_D11	
46	PE15	I/O	FSMC_D12	
49	VCAP_1	Power		
50	VDD	Power		
51	PB12	I/O	SPI2_NSS	
52	PB13	I/O	SPI2_SCK	
53	PB14	I/O	SPI2_MISO	
54	PB15	I/O	SPI2_MOSI	
55	PD8	I/O	FSMC_D13	
56	PD9	I/O	FSMC_D14	
57	PD10	I/O	FSMC_D15	
60	PD13	I/O	FSMC_A18	

Pin Number LQFP100	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
61	PD14	I/O	FSMC_D0	
62	PD15	I/O	FSMC_D1	
73	VCAP_2	Power		
74	VSS	Power		
75	VDD	Power		
77	PA15	I/O	SPI3_NSS	
78	PC10	I/O	SPI3_SCK	
79	PC11	I/O	SPI3_MISO	
80	PC12	I/O	SPI3_MOSI	
81	PD0	I/O	FSMC_D2	
82	PD1	I/O	FSMC_D3	
85	PD4	I/O	FSMC_NOE	
86	PD5	I/O	FSMC_NWE	
88	PD7	I/O	FSMC_NE1	
94	BOOT0	Boot		
99	VSS	Power		
100	VDD	Power		

^{*} The pin is affected with an I/O function

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	32F407_FSMC
Project Folder	/Users/omurakosuke/Documents/STM32/32F407_FSMC
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F4 V1.25.2
Application Structure	Basic
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	MX_DMA_Init	DMA
3	SystemClock_Config	RCC
4	MX_FSMC_Init	FSMC
5	MX_DAC_Init	DAC
6	MX_SPI2_Init	SPI2
7	MX_SPI3_Init	SPI3
8	MX_TIM6_Init	TIM6

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F4
Line	STM32F407/417
мси	STM32F407VETx
Datasheet	DS8626_Rev8

6.2. Parameter Selection

Temperature	25
Vdd	3.3

6.3. Battery Selection

Battery	Li-SOCL2(A3400)
Capacity	3400.0 mAh
Self Discharge	0.08 %/month
Nominal Voltage	3.6 V
Max Cont Current	100.0 mA
Max Pulse Current	200.0 mA
Cells in series	1
Cells in parallel	1


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	FLASH	n/a
CPU Frequency	168 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	46 mA	280 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	210.0	0.0
Ta Max	98.47	104.96
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	4.85 mA
Battery Life	29 days, 4 hours	Average DMIPS	210.0 DMIPS

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. DAC

mode: OUT1 Configuration7.1.1. Parameter Settings:

DAC Out1 Settings:

Output Buffer Enable

Trigger Out event *

Wave generation mode Disabled

7.2. FSMC

NOR Flash/PSRAM/SRAM/ROM/LCD 1

Chip Select: set

Memory type: LCD Interface LCD Register Select: A18

Data: 16 bits

7.2.1. NOR/PSRAM 1:

NOR/PSRAM control:

Memory type LCD Interface

Bank 1 NOR/PSRAM 1

Write operation Enabled
Extended mode Disabled

NOR/PSRAM timing:

Address setup time in HCLK clock cycles 6 * Data setup time in HCLK clock cycles 6 * Bus turn around time in HCLK clock cycles 0 *

7.3. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

7.3.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3
Instruction Cache Enabled

Prefetch Buffer Enabled

Data Cache Enabled

Flash Latency(WS) 5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Regulator Voltage Scale Power Regulator Voltage Scale 1

7.4. SPI2

Mode: Full-Duplex Master

Hardware NSS Signal: Hardware NSS Output Signal

7.4.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Prescaler (for Baud Rate) 64 *

Baud Rate 656.25 KBits/s *

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled

NSS Signal Type Output Hardware

7.5. SPI3

Mode: Full-Duplex Slave

Hardware NSS Signal: Hardware NSS Input Signal

7.5.1. Parameter Settings:

Basic Parameters:

Frame Format Motorola

Data Size 8 Bits

First Bit MSB First

Clock Parameters:

Clock Polarity (CPOL) Low
Clock Phase (CPHA) 1 Edge

Advanced Parameters:

CRC Calculation Disabled

NSS Signal Type Input Hardware

7.6. SYS

Timebase Source: SysTick

7.7. TIM6

mode: Activated

7.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value) 100 *

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value) 20 *

auto-reload preload Enable *

Trigger Output (TRGO) Parameters:

Trigger Event Selection Update Event *

7.8. ARM.CMSIS.5.6.0 mode: CMSISJjDSP

^{*} User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
DAC	PA4	DAC_OUT1	Analog mode	No pull-up and no pull-down	n/a	
FSMC	PE7	FSMC_D4	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE8	FSMC_D5	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE9	FSMC_D6	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE10	FSMC_D7	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE11	FSMC_D8	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE12	FSMC_D9	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE13	FSMC_D10	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE14	FSMC_D11	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PE15	FSMC_D12	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD8	FSMC_D13	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD9	FSMC_D14	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD10	FSMC_D15	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD13	FSMC_A18	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD14	FSMC_D0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD15	FSMC_D1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD0	FSMC_D2	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD1	FSMC_D3	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD4	FSMC_NOE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD5	FSMC_NWE	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PD7	FSMC_NE1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
RCC	PH0- OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI2	PB12	SPI2_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB13	SPI2_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB14	SPI2_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB15	SPI2_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
SPI3	PA15	SPI3_NSS	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC10	SPI3_SCK	Alternate Function Push Pull	No pull-up and no pull-down		

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
					Very High	
	PC11	SPI3_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PC12	SPI3_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
GPIO	PE3	GPIO_EXTI3	External Interrupt Mode with Falling edge trigger detection	Pull-up *	n/a	btn_k1
	PE4	GPIO_EXTI4	External Interrupt Mode with Falling edge trigger detection	Pull-up *	n/a	btn_k0
	PA6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	Board_D2
	PC5	GPIO_EXTI5	External Interrupt Mode with Falling edge trigger detection	Pull-up *	n/a	touch_it

8.2. DMA configuration

DMA request	Stream	Direction	Priority
DAC1	DMA1_Stream5	Memory To Peripheral	High *
SPI3_RX	DMA1_Stream0	Peripheral To Memory	Low
МЕМТОМЕМ	DMA2_Stream0	Memory To Memory	Medium *

DAC1: DMA1_Stream5 DMA request Settings:

Mode: Circular *
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Half Word
Memory Data Width: Half Word

SPI3_RX: DMA1_Stream0 DMA request Settings:

Mode: Normal
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: Enable *
Peripheral Data Width: Byte

MEMTOMEM: DMA2_Stream0 DMA request Settings:

Byte

Single

Mode: Normal
Use fifo: Enable *

FIFO Threshold: Full

Dst Memormy Burst Size:

Memory Data Width:

Src Memory Increment: Enable *

Dst Memormy Increment: Disable

Src Memory Data Width: Byte

Dst Memormy Data Width: Byte

Src Memory Burst Size: Single

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
EXTI line3 interrupt	true	0	0
EXTI line4 interrupt	true	0	0
DMA1 stream0 global interrupt	true	0	0
DMA1 stream5 global interrupt	true	0	0
EXTI line[9:5] interrupts	true	0	0
SPI3 global interrupt	true	0	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt	unused		
RCC global interrupt	unused		
SPI2 global interrupt	unused		
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	unused		
DMA2 stream0 global interrupt	unused		
FPU global interrupt	unused		

8.3.2. NVIC Code generation

Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	true	false
Debug monitor	false	true	false
Pendable request for system service	false	true	false
System tick timer	false	true	true
EXTI line3 interrupt	false	true	true

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
EXTI line4 interrupt	false	true	true
DMA1 stream0 global interrupt	false	true	true
DMA1 stream5 global interrupt	false	true	true
EXTI line[9:5] interrupts	false	true	true
SPI3 global interrupt	false	true	true

^{*} User modified value

9. System Views

9.1. Category view

9.1.1. Current



10. Software Pack Report

10.1. Software Pack selected

Vendor	Name	Version	Component
ARM	CMSIS	5.6.0	Class : CMSIS
			Group : CORE
			Version : 5.3.0
			Class : CMSIS
			Group : DSP
			Variant : Library
			Version: 1.7.0

11. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00037051.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00031020.pdf

manual

Programming http://www.st.com/resource/en/programming manual/DM00046982.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00037591.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application_note/CD00249778.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00024853.pdf

Application note http://www.st.com/resource/en/application_note/DM00025071.pdf

Application note http://www.st.com/resource/en/application_note/DM00040802.pdf

Application note http://www.st.com/resource/en/application_note/DM00040808.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application_note/DM00050879.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00115714.pdf

Application note http://www.st.com/resource/en/application_note/DM00123028.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf http://www.st.com/resource/en/application_note/DM00154959.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00160482.pdf Application note http://www.st.com/resource/en/application_note/DM00213525.pdf http://www.st.com/resource/en/application_note/DM00220769.pdf Application note http://www.st.com/resource/en/application_note/DM00257177.pdf Application note http://www.st.com/resource/en/application note/DM00272912.pdf Application note Application note http://www.st.com/resource/en/application note/DM00226326.pdf Application note http://www.st.com/resource/en/application note/DM00236305.pdf Application note http://www.st.com/resource/en/application note/DM00263732.pdf Application note http://www.st.com/resource/en/application_note/DM00281138.pdf Application note http://www.st.com/resource/en/application_note/DM00296349.pdf Application note http://www.st.com/resource/en/application_note/DM00327191.pdf Application note http://www.st.com/resource/en/application_note/DM00354244.pdf http://www.st.com/resource/en/application_note/DM00373474.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00315319.pdf Application note http://www.st.com/resource/en/application_note/DM00380469.pdf Application note http://www.st.com/resource/en/application_note/DM00395696.pdf Application note http://www.st.com/resource/en/application_note/DM00431633.pdf Application note http://www.st.com/resource/en/application_note/DM00493651.pdf Application note http://www.st.com/resource/en/application note/DM00536349.pdf