


Goals

- 1 Simulate the operation of a Direct Mapped Cache Controller.**
- 2 The cache controller can be configured in any 1 of 12 different modes.**
- 3 The controller will simulate the handling of the cache mapping for a bubble sort algorithm in each of the 12 different controller modes.**
(The data is given in a memory trace file)
- 4 Cache controller in a single source file in C.**
It should be able to be run from the terminal window.
- 5 Produce the simulation results from my own memory trace file (#74)**
.csv file in ASCII format)
- 6 Produce a report with:**
 - a Result Presentation**
 - a.1 Graphical Format**
 - a.2 Tabular Format**
 - b Result Analysis**
Comment on performance based on various metrics
(read/write/total hit/miss ratio, access efficiency, overall speedup)
Remember to refer to the pattern of memory accesses when executing the bubble sort algorithms on the embedded processor.

Direct Mapped Controller Flowchart



Update Cache block → Set tag bits, valid bit, dirty bit appropriately

★1 Continue based on controller-mode

★2 Continue based on trc-line

Print Mode Results

trace_file_name → bubble_sort_trace_74.trc (same for all controller modes)
 mode_ID → obvious
 NRA → external_reads
 NWA → external_writes
 NCRH → cache_read_hits
 NCRM → cache_read_misses
 NCWH → cache_write_hits
 NCWM → cache_write_misses

To comment on the performance the simulation gather data along the way:

- total memory accesses
- total cache hits
- total cache misses
- total read accesses
- total write accesses

cache-block objects:

tag_bits, dirty_bit, valid_bit
structs or 3 arrays or 1 array

variables : external_reads/writes
cache_read_hits/misses cache_write_hits/misses
controller.mode, trc_line
block_size, cache_size, numof_cache_blocks

Updating seems synonymous to evicting.

mma → main memory address

From this we can get


$$\text{MMBID} = (\text{mma}) \text{ div } (\# \text{ of addresses}/\text{block})$$

$$\text{Tag Bits} = (\text{MMBID}) \text{ div } (\# \text{ of blocks in cache})$$

$$\text{CMBID} = (\text{MMBID}) \text{ mod } (\# \text{ of blocks in cache})$$

block_size

num_of_cache_blocks



Metrics

$$\text{Cache Hit Ratio} = \frac{\text{cache accesses}}{\text{total accesses}} \longrightarrow \text{cache-read-hits + cache-write-hits}$$

$$\text{Cache Read Hit Ratio} = \frac{\text{cache read hits}}{\text{total reads}}$$

$$\text{Cache Write Hit Ratio} = \frac{\text{cache write hits}}{\text{total writes}}$$

$$\text{Cache Miss Ratio} = 1 - \text{Cache Hit Ratio}$$

$$\text{Cache Read Miss Ratio} = 1 - \text{Cache Read Hit Ratio}$$

$$\text{Cache Write Miss Ratio} = 1 - \text{Cache Write Hit Ratio}$$

Access Efficiency \rightarrow

$$e = \frac{T_{CM}}{T_{AV}}$$

Amdahl's Law \rightarrow

$$e = \frac{1}{1 + (1-h) \cdot S}, \quad S = \frac{T_{MM}}{T_{CM}}$$

cache access time.
average access time.

$$\text{Overall Speedup} = \frac{1}{(1-h) + h/S}, \quad S = \frac{T_{MM}}{T_{CM}}$$

For the purpose of calculating execution times you should assume that the main memory has access time of 80 ns, and the cache memory has an access time of 8 ns.

which of the metrics best describes execution time?

↳ Use this & the data to calculate total execution time

+ Comment on assumptions! (e.g. No early restart OR critical word first)

↓
The time we get will be the worst case scenario.

ultimate metric

For example: $mma = 100100111000110_{bin} = 37830_{dec}$

	block_size	num_of_cache_blocks	MMBID	Tag Bits	CMBID
Mode 1	4	128	9457	73	113
Mode 2	8	64			
Mode 3	16	32			
Mode 4	32	16			
Mode 5	64	8			
Mode 6	128	4			
Mode 10	16	1024	256 1024	1	0

So

100100111000110



$$\text{block_size} = 2^p$$

$$\text{Block Offset} = p \text{- bits}$$

$$\text{MMBID} = (16-p) \text{ bits}$$

$$\text{num_of_cache_blocks} = 2^c$$

$$\text{CMBID} = c \text{- bits}$$

$$\text{Tag Bit} = (16-p-c) \text{ bits}$$

(div) gives MSBs

(mod) gives LSBs

address % smth