Brought to you by ADOULOS (http://www.doulos.com)

Languages & Libraries



```
1 //2010040027
2 // timescale 1ns/1ps
3
   module aortest();
4
     reg A, B, C, D;
5
6
     wire Y;
7
     aor t1(Y, A, B, C, D);
8
     initial
9
10
       begin
11
12
          $dumpfile("dump.vcd");
13
          $dumpvars(1);
14
15
          A=1'b0; B=1'b0; C=1'b0; D=1'b0; #5;
16
          A=1'b0; B=1'b0; C=1'b0; D=1'b1; #5;
17
          A=1'b0; B=1'b0; C=1'b1; D=1'b0; #5;
A=1'b0; B=1'b0; C=1'b1; D=1'b1; #5;
18
19
          A=1'b0; B=1'b1; C=1'b0; D=1'b0; #5;
20
```

```
A=1'b0; B=1'b1; C=1'b0; D=1'b1; #5;
A=1'b0; B=1'b1; C=1'b1; D=1'b0; #5;
A=1'b0; B=1'b1; C=1'b1; D=1'b1; #5;
21
22
23
               A=1'b1; B=1'b0; C=1'b0; D=1'b0; #5;
24
               A=1'b1; B=1'b0; C=1'b0; D=1'b1; #5;
25
               A=1'b1; B=1'b0; C=1'b1; D=1'b0; #5;
26
               A=1'b1; B=1'b0; C=1'b1; D=1'b1; #5;

A=1'b1; B=1'b1; C=1'b0; D=1'b0; #5;

A=1'b1; B=1'b1; C=1'b0; D=1'b1; #5;

A=1'b1; B=1'b1; C=1'b1; D=1'b0; #5;
27
28
29
30
               A=1'b1; B=1'b1; C=1'b1; D=1'b1; #5;
31
32
            end
33
34
35 endmodule
```

```
design.sv
         \oplus
                                                                                          SV/Verilog Design
  1 // Code your design here
  2 module aor(Y, A, B, C, D);
  3
      output Y;
  4
  5
      input A, B, C, D;
  6
      wire x1, x2;
  7
      and g1(x1, A, B);
  8
      and g2(x2, C, D);
  9
      or g3(Y, x1, x2);
 10
 12 endmodule
```

```
[2022-07-20 23:56:20 EDT] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out VCD info: dumpfile dump.vcd opened for output.

Finding VCD file...
./dump.vcd
[2022-07-20 23:56:23 EDT] Opening EPWave...

Done
```