```
1 //'timescale 1ns/lus
 2 //at -> a_test, dt -> d_test
 3 module mux_2_1test();
4
     reg [1:0]at, st;
5
     wire yt;
6
     mux_2_1 T1(at,st,yt);
7
8
     initial
9
       begin
10
11
         $dumpfile("dump.vcd");
12
         $dumpvars();
13
14
         st = 1'b0;
15
         at = 2'b00; #5;
16
         at = 2'b01; #5;
17
         at = 2'b10; #5;
18
         at = 2'b11; #5;
19
20
         st = 1'b1;
21
         at = 2'b00; #5;
22
         at = 2'b01; #5;
23
         at = 2'b10; #5;
24
         at = 2'b11; #5;
25
26
       end
27
28
29 endmodule
```

```
design.sv +
```

```
1 // 28/7/22 - 2010040027 -> 2:1 MUX [DataFlow]
2 module mux_2_1(input [1:0]a, s, output y);
4 assign y = s ? a[1] : a[0];
6 endmodule

EPWave
```