Collaborate

Forum (https://groups.google.com/forum/#!forum/eda-playground)

Follow

@edaplayground (https://twitter.com/edaplayground)

```
testbench.sv
           \oplus
    //2010040027
  1
    //`timescale 1ns/1ps
    module prog3test();
  3
  4
       reg in1, in2;
  5
      wire out;
  6
      prog3 t1(out, in1, in2);
  7
  8
       initial
  9
 10
         begin
 11
 12
           $dumpfile("dump.vcd");
 13
           $dumpvars(1);
 14
 15
           in1=1'b0; in2=1'b0; #10;
 16
           in1=1'b0; in2=1'b1; #10;
 17
           in1=1'b1; in2=1'b0; #10;
 18
           in1=1'b1; in2=1'b1; #10;
 19
 20
         end
 21
 22
 23 endmodule
```

```
design.sv

1 // Code your design here
2 module prog3(out, in1, in2);
3
4 output out;
5 input in1, in2;
6 wire x1;
SV/Verilog Design
```

```
7
8 not g1(x1, in2);
9 and g2(out, in1, x1);
10
11 endmodule
```

Log

Share

```
[2022-07-21 00:20:15 EDT] iverilog '-Wall' design.sv test| 

VCD info: dumpfile dump.vcd opened for output.

Finding VCD file...
./dump.vcd
[2022-07-21 00:20:18 EDT] Opening EPWave...

Done
```