```
\oplus
testbench.sv
 1 //2010040027
                                                                                                                                     SV/Verilog Testbench
  2 // timescale 1ns/1ps
  3 module and1test();
  4
  5
      reg A, B;
  6
      wire Y;
      and1 t1(Y, A, B);
  7
  8
 9
      initial
 10
        begin
 11
          $dumpfile("dump.vcd");
 12
          $dumpvars(1);
 13
          A = 1'b0; B = 1'b0; #5;
 14
          A = 1'b0; B = 1'b1; #5;
 15
          A = 1'b1; B = 1'b0; #5;
 16
          A = 1'b1; B = 1'b1; #5;
 17
        end
 18
 19
 20 endmodule
                       \oplus
          aordesign.sv
design.sv
                                                                                                                                        SV/Verilog Design
 1 // Code your design here
 2 module and1(Y, A, B);
  3
      output Y;
  4
      input A, B;
  5
  6
  7
      and g1(Y, A, B);
  8
  9 endmodule
```