```
SV/Verilog Testbench
1 //'timescale 1ns/1us
  //at -> a_test, dt -> d_test
  module dec3to8test();
3
4
     reg [2:0]at;
5
     wire [7:0]dt;
6
     dec3to8 T1(at,dt);
7
8
     initial
9
       begin
10
11
          $dumpfile("dump.vcd");
12
         $dumpvars();
13
14
         at = 3'b000; #5;
15
         at = 3'b001; #5;
16
         at = 3'b010; #5;
17
         at = 3'b011; #5;
18
         at = 3'b100; #5;
19
         at = 3'b101; #5:
20
         at = 3'b110; #5;
21
         at = 3'b111; #5;
22
23
       end
24
25
26 endmodule
```

```
design.sv +
```

```
// 28/7/22 - 2010040027 -> 3 to 8 gate-level decoder modelling
  module dec3to8(input [2:0]a, output [7:0]d);
3
4
    wire [2:0] notw;
5
6
     not g1(notw[2], a[2]); //a[2]'
7
     not g2(notw[1], a[1]); //a[1]'
8
     not g3(notw[0], a[0]); //a[0]'
9
10
     and g4(d[0], notw[2], notw[1], notw[0]);
11
     and g5(d[1], notw[2], notw[1], a[0]);
12
     and g6(d[2], notw[2], a[1], notw[0]);
13
     and g7(d[3], notw[2], a[1], a[0]);
14
     and g8(d[4], a[2], notw[1], notw[0]);
15
     and g9(d[5], a[2], notw[1], a[0]);
16
     and g10(d[6], a[2], a[1], notw[0]);
17
     and g11(d[7], a[2], a[1], a[0]);
18
19
20 endmodule
```

Log

Share