```
SV/Verilog Testbench
1 //'timescale 1ns/1us
2 //at -> a_test, dt -> d_test
3 module dec3to8test();
4
5
     reg [2:0]at;
     wire [7:0]dt;
6
     dec3to8 T1(at,dt);
7
8
     initial
9
       begin
10
11
         $dumpfile("dump.vcd");
12
         $dumpvars();
13
14
         at = 3'b000; #5;
15
         at = 3'b001; #5;
16
         at = 3'b010; #5;
17
         at = 3'b011; #5;
18
         at = 3'b100; #5;
19
         at = 3'b101; #5;
20
         at = 3'b110; #5;
21
         at = 3'b111; #5;
22
23
       end
24
25
26 endmodule
```

```
design.sv +
```

```
// 28/7/22 - 2010040027 -> 3 to 8 data flow decoder mo8e/1√197ilog Design
 3 module dec3to8(input [2:0]a, output [7:0]d);
 4
     assign d[0] = \sim a[2] \& \sim a[1] \& \sim a[0];
 5
     assign d[1] = \sim a[2] \& \sim a[1] \& a[0];
6
     assign d[2] = \sim a[2] \& a[1] \& \sim a[0];
7
     assign d[3] = \sim a[2] \& a[1] \& a[0];
8
     assign d[4] = a[2] \& \sim a[1] \& \sim a[0];
9
     assign d[5] = a[2] \& \sim a[1] \& a[0];
10
     assign d[6] = a[2] \& a[1] \& \sim a[0];
11
     assign d[7] = a[2] & a[1] & a[0];
12
13
14 endmodule
```