

testbench.sv



SV/Verilog Testbench

```
1 //2010040027
2 `timescale 1ns/1ps
3 module and1test();
4
5     reg A, B;
6     wire Y;
7     and1 t1(Y, A, B);
8
9     initial
10
11         begin
12             $dumpfile("dump.vcd");
13             $dumpvars(1);
14             A = 1'b0; B = 1'b0; #5;
15             A = 1'b0; B = 1'b1; #5;
16             A = 1'b1; B = 1'b0; #5;
17             A = 1'b1; B = 1'b1; #5;
18         end
19
20 endmodule
```

design.sv

aor design.sv



SV/Verilog Design

```
1 // Code your design here
2 module and1(Y, A, B);
3
4     output Y;
5     input A, B;
6
7     and g1(Y, A, B);
8
9 endmodule
```