

```
1 // 'timescale 1ns/1us
2 // at -> a_test, dt -> d_test
3 module dec3to8test();
4
5     reg [2:0]at;
6     wire [7:0]dt;
7     dec3to8 T1(at,dt);
8
9     initial
10         begin
11
12             $dumpfile("dump.vcd");
13             $dumpvars();
14
15             at = 3'b000; #5;
16             at = 3'b001; #5;
17             at = 3'b010; #5;
18             at = 3'b011; #5;
19             at = 3'b100; #5;
20             at = 3'b101; #5;
21             at = 3'b110; #5;
22             at = 3'b111; #5;
23
24         end
25
26 endmodule
```

design.sv



```
1 // 28/7/22 - 2010040027 -> 3 to 8 data flow decoder module
2
3 module dec3to8(input [2:0]a, output [7:0]d);
4
5     assign d[0] = ~a[2] & ~a[1] & ~a[0];
6     assign d[1] = ~a[2] & ~a[1] & a[0];
7     assign d[2] = ~a[2] & a[1] & ~a[0];
8     assign d[3] = ~a[2] & a[1] & a[0];
9     assign d[4] = a[2] & ~a[1] & ~a[0];
10    assign d[5] = a[2] & ~a[1] & a[0];
11    assign d[6] = a[2] & a[1] & ~a[0];
12    assign d[7] = a[2] & a[1] & a[0];
13
14 endmodule
```