

Brought to you by  (http://www.doulos.com)

▼ Languages & Libraries

Testbench + Design

SystemVerilog/Verilog

UVM / OVM ⓘ (http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies)

None

Other Libraries ⓘ (http://eda-playground.readthedocs.org/en/latest/intro.html#libraries-methodologies)

None
OVL 2.8.1
SVUnit 2.11

- ☐ Enable TL-Verilog ⓘ (http://www.redwoodeda.com)
- ☐ Enable Easier UVM ⓘ (http://www.doulos.com/easier)
- ☐ Enable VUnit ⓘ (https://vunit.github.io/index.html)

▼ Tools & Simulators ⓘ (http://eda-playground.readthedocs.org/en/latest/intro.html#tools-simulators)

Icarus Verilog 0.9.7

Compile Options

-Wall

Run Options

Run Options

- ☒ Open **EPWave** after run
- ☐ Download files after run

► Examples

▼ Community

 Collaborate

 Forum (https://groups.google.com/forum/#!forum/eda-playground)

Follow

@edaplayground (https://twitter.com/edaplayground)

testbench.sv



```

1 //2010040027
2 //`timescale 1ns/1ps
3 module aortest();
4
5     reg A, B, C, D;
6     wire Y;
7     aor t1(Y, A, B, C, D);
8
9     initial
10
11         begin
12
13             $dumpfile("dump.vcd");
14             $dumpvars(1);
15
16             A=1'b0; B=1'b0; C=1'b0; D=1'b0; #5;
17             A=1'b0; B=1'b0; C=1'b0; D=1'b1; #5;
18             A=1'b0; B=1'b0; C=1'b1; D=1'b0; #5;
19             A=1'b0; B=1'b0; C=1'b1; D=1'b1; #5;
20             A=1'b0; B=1'b1; C=1'b0; D=1'b0; #5;

```

```
21      A=1'b0; B=1'b1; C=1'b0; D=1'b1; #5;
22      A=1'b0; B=1'b1; C=1'b1; D=1'b0; #5;
23      A=1'b0; B=1'b1; C=1'b1; D=1'b1; #5;
24      A=1'b1; B=1'b0; C=1'b0; D=1'b0; #5;
25      A=1'b1; B=1'b0; C=1'b0; D=1'b1; #5;
26      A=1'b1; B=1'b0; C=1'b1; D=1'b0; #5;
27      A=1'b1; B=1'b0; C=1'b1; D=1'b1; #5;
28      A=1'b1; B=1'b1; C=1'b0; D=1'b0; #5;
29      A=1'b1; B=1'b1; C=1'b0; D=1'b1; #5;
30      A=1'b1; B=1'b1; C=1'b1; D=1'b0; #5;
31      A=1'b1; B=1'b1; C=1'b1; D=1'b1; #5;
32
33      end
34
35 endmodule
```

design.sv



SV/Verilog Design

```
1 // Code your design here
2 module aor(Y, A, B, C, D);
3
4     output Y;
5     input A, B, C, D;
6     wire x1, x2;
7
8     and g1(x1, A, B);
9     and g2(x2, C, D);
10    or g3(Y, x1, x2);
11
12 endmodule
```

Log

Share

```
[2022-07-20 23:56:20 EDT] iverilog '-wall' design.sv testbench.sv && unbuffer vvp a.out
VCD info: dumpfile dump.vcd opened for output.
Finding VCD file...
./dump.vcd
[2022-07-20 23:56:23 EDT] Opening EPWave...
Done
```