

# Introduction to Vivado Reports Demo Script

## Introduction

This demonstration script provides high-level instructions on the timing reports available in the AMD Vivado™ Design Suite that can be used in design timing analysis.

### Preparation:

- Required files: \$TRAINING\_PATH/Timing\_Reports\_Intro/demo/ZCU104/verilog
- Required hardware: None
- Supporting materials: None

## Introduction Vivado Timing Reports

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"><li>• Launch the Vivado Design Suite.</li><li>• Unzip the project using the Tcl Console: <pre>exec unzip \$::env(TRAINING_PATH) / Timing_Reports_Intro/demo/ZCU104/ verilog.zip -d \$::env(TRAINING_PATH)/Timing_Rep orts_Intro/demo/ZCU104/verilog</pre></li></ul>	<ul style="list-style-type: none"><li>• The Getting Started page provides links to perform various actions.</li></ul>
<ul style="list-style-type: none"><li>• Open the <b>uart_led.xpr</b> project from the following directory: <pre>\$TRAINING_PATH/Timing_Reports_ Intro/demo/ZCU104/verilog</pre></li></ul>	<ul style="list-style-type: none"><li>• The Open Project link in the Getting Started helps you to open any existing project.</li></ul>
<ul style="list-style-type: none"><li>• Review the <b>Project Summary</b> window.</li></ul>	<ul style="list-style-type: none"><li>• The Project Summary window provides a quick check for design progress.</li><li>• The Project Summary window provides design information such as:<ul style="list-style-type: none"><li>• Targeted device family</li><li>• Top module name</li><li>• Synthesis status information</li><li>• Implementation process status information</li><li>• DRC violations</li><li>• Timing</li><li>• Utilization</li><li>• Power</li></ul></li></ul>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Open the synthesized design from the Flow Navigator &gt; Netlist Analysis.</li> </ul>	<ul style="list-style-type: none"> <li>You can open the synthesized design from the Tcl Console.</li> <li>Almost all actions that you can perform in the GUI can be done from Tcl Console as well.</li> </ul>
<ul style="list-style-type: none"> <li>Explore the reports available in the Flow Navigator.</li> </ul>	<ul style="list-style-type: none"> <li>The Vivado Design Suite provides many design analysis reports, such as the Timing Summary report, Utilization report, Power report, Clock Networks report, etc.</li> </ul>
<ul style="list-style-type: none"> <li>Click <b>Report Timing Summary</b> from the Flow Navigator.             <ul style="list-style-type: none"> <li>Click the <b>Question Mark</b> icon (?) in the Report Timing Summary dialog box to see information on what is covered in Report Timing Summary report.</li> <li>Click <b>X</b> in Quick Help to close the help dialog box.</li> <li>Select the default settings and click <b>OK</b> in the Report Timing Summary dialog box.</li> </ul> </li> <li>Alternatively, you can also open it through the menu <b>Reports &gt; Timing &gt; Report Timing Summary</b> in the Vivado IDE.</li> <li>The equivalent Tcl command is <code>report_timing_summary</code>.</li> </ul>	<ul style="list-style-type: none"> <li>The Report Timing summary dialog box contains three tabs: Options, Advanced, and Timing Settings:             <ul style="list-style-type: none"> <li>The Options tab allows you to customize the path delay type, number of paths to be displayed in the report, report unconstrained paths, etc.</li> <li>The Advanced tab allows you to write the report to a text file, customize the report from a cell, show input pins in the path, and report unique pins (eliminates duplication of paths) in the timing report.</li> <li>The Timer Settings tab allows you to customize the interconnect delay of the paths, speed grade, etc.</li> <li>At this stage, this report consists of estimated timing numbers since actual place and route details are not available.</li> </ul> </li> </ul>
<ul style="list-style-type: none"> <li>Optional: Generate a Timing Summary report using the Tcl Console command <code>report_timing_summary -name timing_1</code>.             <ul style="list-style-type: none"> <li><b>Hint:</b> Use the <code>-name</code> option to view the report graphically.</li> </ul> </li> <li>Notice the difference between the Timing Summary report with and without the <code>-name timing_1</code> option.</li> </ul>	<ul style="list-style-type: none"> <li>The Tcl Console allows you to generate various reports using Tcl commands.</li> <li>Without the <code>-name</code> option the Tcl Console Timing Summary report displays in text.</li> <li>The comprehensive information contained in the Timing Summary Report is similar to the information provided by several reports available from the Vivado IDE (Report Clock Interaction, Report Pulse Width, Report Timing, Check Timing) and to some of the reports available in Tcl only (<code>report_clocks</code>).</li> </ul>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Review the different sections of the Timing Summary report.</li> <li>Explore the <b>Show only failing checks</b> icon.</li> </ul>	<ul style="list-style-type: none"> <li>The Timing Summary report contains the Design Summary, Check Timing, Intra-Clocks, Inter-Clocks sections, etc.</li> <li>The Check Timing section provides information on missing timing constraints, such as clock, I/O delay constraints, etc.</li> <li>After implementation, the Timing Summary report is often used as a sign-off timing report.</li> <li>Therefore generating the Timing Summary report at implementation is recommended.</li> </ul>
<ul style="list-style-type: none"> <li>Open the Timing report through the menu <b>Reports &gt; Timing &gt; Check Timing</b> in the Vivado IDE.</li> <li>Click <b>OK</b> in the Check Timing dialog box.</li> </ul>	<ul style="list-style-type: none"> <li>The Check Timing report contains information about missing timing constraints or paths with constraints issues that need to be reviewed.</li> <li>For complete timing signoff, all path endpoints must be constrained.</li> </ul>
<ul style="list-style-type: none"> <li>Open the Timing report through the menu <b>Reports &gt; Timing &gt; Report Timing</b> in the Vivado IDE.</li> <li>Click the <b>Question Mark</b> icon (?) in the Report Timing dialog box provides information what is covered in Report Timing report.</li> <li>Click <b>X</b> in Quick Help to close the help dialog box.</li> <li>Click <b>OK</b> in the Report Timing dialog box.</li> </ul>	<ul style="list-style-type: none"> <li>The Report Timing dialog box lets you generate a timing report for specific paths in the design.</li> <li>The Report Timing command is similar to the timing summary but it provides more options in the dialog box to customize the timing report.</li> </ul>
<ul style="list-style-type: none"> <li>Select any timing path from the Timing report and right-click and select Path Properties.             <ul style="list-style-type: none"> <li>Alternately, double-click the selected timing path.</li> </ul> </li> <li>Review the values for Slack, Requirement, Source, Destination, Logic Levels, clock skew, and path group fields in the Path properties.</li> <li>Close the report.</li> </ul>	<ul style="list-style-type: none"> <li>The path properties of the timing path provide more detailed information about the path, such as the number of logic levels, clock skew, clock uncertainty, etc.</li> <li>The path properties view of the timing path provides detailed information that enables analyzing and debugging the failed timing path (if any).</li> </ul>

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> <li>Click <b>Report Clock Networks</b> under Synthesized Design in the Flow Navigator. <ul style="list-style-type: none"> <li>You can also generate the report from the Tcl Console.</li> </ul> </li> <li>Expand the <b>clk_pin_p</b> tree and observe how the logic is built from the sysClk input pin to the MMCM input.</li> </ul>	<ul style="list-style-type: none"> <li>The Clock Networks report provides the tree structure of each primary clock and loads clocked by the primary clock in the respective tree.</li> </ul>
<ul style="list-style-type: none"> <li>Click <b>Report Clock Interaction</b> under Synthesized Design in the Flow Navigator.</li> </ul>	<ul style="list-style-type: none"> <li>The Clock Interaction report analyzes the timing paths that cross from one clock domain to another.</li> <li>The report displays the analysis in a nice graphical view.</li> </ul>
<ul style="list-style-type: none"> <li>Open the implemented design. <b>Note:</b> Close the synthesized design before opening the implemented design.</li> </ul>	
<ul style="list-style-type: none"> <li>Explore the other implementation reports available in the Flow Navigator.</li> </ul>	<ul style="list-style-type: none"> <li>The Vivado Design Suite provides many design analysis reports, such as the Timing Summary report, Utilization report, Power report, Clock Networks report, etc.</li> </ul>
<ul style="list-style-type: none"> <li>Generate the same Timing reports that you generated on synthesized design.</li> </ul>	<ul style="list-style-type: none"> <li>The reports generated after implementation are the most accurate.</li> </ul>
<ul style="list-style-type: none"> <li>Select <b>File &gt; Exit</b>.</li> </ul>	<ul style="list-style-type: none"> <li>This option closes the Vivado Design Suite.</li> </ul>

## Summary

In this demo, you explored various reports for a synthesized and implemented design.