1. Screenshot of terminal output for both functional and gate-level simulation.

```
[k3sh4v@n01-zeus Lab11_code]$ xrun -c mult.v tb.v +access+r
TOOL: xrun 24.03-s004: Started on Nov 21, 2024 at 10:44:39 CST
xrun: 24.03-s004: (c) Copyright 1995-2024 Cadence Design Systems, Inc.
Recompiling... reason: file './mult.v' is newer than expected.
expected: Wed Nov 20 23:28:49 2024
actual: Thu Nov 21 10:44:31 2024
Caching library 'worklib' ...... Done
Elaborating the design hierarchy:
           Top level design units:
          tb_multiplier_16bit_serial
Building instance overlay tables: . . . . . Done
Building instance specific data structures.
           Loading native compiled code:
                                                        ..... Done
           Design hierarchy summary:
                                            Instances Unique
                     Modules:
                                                      12
                     Registers:
                                                                12
                                                      5
                      Scalar wires:
                     Vectored wires:
Always blocks:
Initial blocks:
                                                      4
                                                      4
                                                                 4
                      Cont. assignments:
                      Pseudo assignments:
                                                       2
                      Process Clocks:
                      Simulation timescale: 1ps
          Writing initial simulation snapshot: worklib.tb_multiplier_16bit_serial:v
                    24.03-s004: Exiting on Nov 21, 2024 at 10:44:40 CST (total: 00:00:01)
          xrun
xcelium> run
Total tests:
                               10
Correct tests:
Correctness rate: 100.00%
Simulation complete via <mark>$finish(1) at time 610 NS + 0</mark>
                        $finish;
./tb.v:81
xcelium> exit
                    24.03-s004: Exiting on Nov 21, 2024 at 10:44:42 CST (total: 00:00:01)
TOOL: xrun
```

```
| 0:09:02 | 0758.0 | 0.00 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0:09:02 | 0758.0 | 0.00 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 | 0.0 |
```

2. Justification of the correctness of the results.

My multiplier code calculates the product in 16 cycles. The code will assert done signal after 16 cycles indicating that the multiplier has finished its operation. Additionally, the code is also passing the test cases.

3. Screenshots of the code you implemented.

```
input clk,
input rst,
                            // Active-low reset
       input start,
       input [15:0] A,
input [15:0] B,
       output reg [31:0] P,
output reg done
  //insert your code here
reg [3:0] cnt;
wire [16:0] sum;
  wire reset;
 assign sum = P[0] ? P[31:16] + A : {1'b0, P[31:16]}; //If multiplier's LSB is 0 just shift else add the multiplicand to running product assign reset = !rst || start;
always@(posedge clk) begin
if(reset) begin
P <=
                                <= {16'b0 , B};
<= 4'b0;
<= 1'b0;
                cnt
                done
       else begin

cnt <= cnt + 1;

if(cnt == 4'd15) begin
                done <= 1'b1;
                if(!done) begin
                P <= {sum , P[15:1]};
end
 end
```