

EE 449 - Microprocessor System Design
Test #1

Instructor: Sunil P Khatri

Fall 2012

NAME:

Problem	maximum points	your points
Problem 1	10	
Problem 2	30	
Problem 3	25	
Problem 4	35	
Total	100	

For all your answers which involve Verilog code or C code, you should provide comments in your code for full credit.

For other answers, you must provide comments about *how* you obtained the answer for full credit.

1. (a) Consider the two Verilog modules shown below:

Module 1:

```
module AND_ONE(z, a, b, c)
input a, b, c;
output z;
wire p;
assign p = a & b;
assign z = p & c;
endmodule
```

Module 2:

```
module AND_TWO(z, a, b, c)
input a, b, c;
output z;
wire p;
and g0(p, a, b);
and g1(z, p, c);
endmodule
```

- i. What style of Verilog is used in the modules AND_ONE and AND_TWO?
- ii. Suppose I was to synthesize AND_ONE. Will the resulting circuit have the same structure as AND_TWO? Why?

This page intentionally left blank


This page intentionally left blank

2. (a) Write a C program which accepts (via user input) two integers **n** and **m**, such that $n \leq m$. The program prints (to the display monitor) all numbers between **n** and **m** which are powers of 2, one per line. You must also perform relevant error checking in your program.
- (b) Write a C program which accepts two separate strings **S1** and **S2** from a file which contains these strings, one per line. The file is called "IN.txt", and is in the same directory as the program. The program then prints the number of letters (which can be chosen from **a-z**, **A-Z**, **0-9**) that are common between **S1** and **S2**, along with a space-separated listing of these letters. For example if **S1** is **jungle** and **S2** is **nuns**, then the result is "2 n u" or "2 u n" (since the two common letters are **n** and **u**). You must also perform relevant error checking in your program.

This page intentionally left blank

This page intentionally left blank

3. (a) Consider the circuit shown below. In this circuit, we have four D flip-flops, and two 2-input XOR gates (shown as circles). This circuit is called a Linear Feedback Shift Register (LFSR) and is used as a pseudo-random number generator in VLSI design.




- Write a behavioral module in Verilog to perform the functionality of the above circuit. The input to this circuit is CLK. The only output of the circuit is a[3]. The circuit should start from state where all the signals a[0], a[1], a[2] and a[3] are 1.
- Simulate the circuit above, and print out the values of a[3], a[2], a[1], a[0] over 18 clock cycles, assuming that the circuit is started from the state where all the signals a[0], a[1], a[2] and a[3] are 1. You do not need to perform event driven simulation, but rather, just present the values of the signals after each clock cycle.

This page intentionally left blank

This page intentionally left blank

4. (a) Consider the circuit shown below. We would like to perform event-driven timing simulation for this circuit. Assume that the signal values of (c , p , q and r) are 0, 1, 0 and 1 respectively, before time 0. At time 0, c becomes 1. The delays of the NAND and INV gates are 1 each.



- i. Perform event-driven timing simulation on this circuit, and write down the entries of the stack as simulation proceeds. When an event a generates an event b , draw an arrow between a and b . For each entry of the stack, write down the signal name, time stamp, and the value of the signal before and after the time stamp.
 - ii. Based on your answer above, draw the waveform of signal r starting from time 0.
 - iii. Based on your answer above, what is the functionality of the circuit?
- (b) Consider an adder A , which adds a 64-bit number a and another 64-bit number b to create a result c . The adder takes 11ns to perform its computation. The signals a and b are driven from a series of D flip-flops which are clocked using a 500Mhz clock. At the rising edge of this clock, we drive fresh values of a and b . The flip-flops have a setup time $T_s = 0.0ns$, a hold time $T_h = 0.0ns$, and a clock-to-output delay $T_{co} = 0.0ns$.
- i. How many bits wide is the number c ?
 - ii. Why will the above adder not operate correctly at a 500MHz clock rate?
 - iii. I would like to make the adder operate at a 500MHz clock rate using pipelining. How many pipeline stages will I need? Why?
 - iv. Using the number of pipeline stages from the previous part, what is the fastest clock rate that the pipelined circuit can be operated at?

This page intentionally left blank

This page intentionally left blank