



Scanned by CamScanner





Scanned by CamScanner

	Additional ALU or conversion to a pipelined arithmetic unit or inclusion of an additional memory will not reduce the number of clock cycles as in 10 which has 12 clock cycles has dependency on i10 which has dependency on statements which indiredly dependency on statements which indiredly depends on
	0:
c)	Additional ALU or conservior la 121
	Additional ALU or conversion to a pipelined arithmetic unit or inclusion of a pipelined
	memory will not reduce the number of clock wells as 1010 will be hardened
	clock cycles as in 10 which has 12 clock cycles
	has dependency on ito which has dependency
	on statements which indiredly depends on
	theat depend on ig must be there.
	Lo 4+ 4 + 12 + 1 = 21 will always be there. (19) i10 i11 ⇒ store
	theat depend on ig must be there. So 4+ 4 + 12 + 1 = 21 will always be there. be there.
	Truing has the state of the sta
	Trying one more case considering additional
ALU	ALV: 3 4 5 6 7 8 9 10 11 12 13 14 16 11 17 12 17 10 61 11 12 12 13 14 16 11 17 12 17 10 61 11 11 11 11 11 11 11 11 11 11 11 11
ALU	i6 i7 in
ALU	i8
45	11 12 12 112
	11 12 13
	Same 21 clock cycles.
(considering pipelined arithmetic units: - (Same 21 cycles)
ALU	14 18 10 110 110 110 110 110 110 110 110 1
	i7 Fi
ALU	16 19 19 19 19
110	
45 1	1 12 13 112 1110
	ii i2 i3

Considering the confert if we remove the anti-dependence edges in the graph and assign it to separate registers it neight improve schedulings. removed as it is anti-dependency. But it loss also has read after write depending for Str so it cannot be removed. Hence there is no advantage of using additional Registers to improve Scheduling