

Implementation of float-float operators on graphics hardware

Guillaume da Graçca, David Defour

▶ To cite this version:

Guillaume da Graçca, David Defour. Implementation of float-float operators on graphics hardware. Real Numbers and Computers 7, Jul 2006, Nancy, France. pp.23-32. hal-00021443

HAL Id: hal-00021443

https://hal.archives-ouvertes.fr/hal-00021443

Submitted on 29 Mar 2006

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Implementation of float-float operators on graphics hardware

Guillaume Da Graça, David Defour Dali, LP2A, Université de Perpignan, 52 Avenue Paul Alduy, 66860 Perpignan Cedex, France

March 29, 2006

Abstract

The Graphic Processing Unit (GPU) has evolved into a powerful and flexible processor. The latest graphic processors provide fully programmable vertex and pixel processing units that support vector operations up to single floating-point precision. This computational power is now being used for general-purpose computations. However, some applications require higher precision than single precision. This paper describes the emulation of a 44-bit floating-point number format and its corresponding operations. An implementation is presented along with performance and accuracy results.

1 Introduction

There is significant interest in using graphics processing units (GPUs) for general purpose programming. These GPUs have an explicitly parallel programming model and deliver much higher performance for some floating-point workloads when compared to CPUs. This explains the growing concern in using a graphic processor as a stream processor for executing highly parallel applications.

1.1 The graphics pipeline

Data processed by the GPU are mainly pixel, geometric objects and elements that create the final picture in the frame buffer. These objects require an intensive computation before getting the final image. This computation is done within the "Graphics Hardware Pipeline". The pipeline contains several steps in which the 3D application sends a sequence of vertices to the GPU that are batched into geometric primitives (polygons, lines, points). These vertices are processed by the programmable vertex processor that has the ability to perform mathematical operations. Then the resulting primitives are sent to the programmable fragment processor. Fragment processors require the same mathematical operation as the vertex processors, plus some texturing operations. A representation of this pipeline is shown in figure 1.

The computational workhorse of the GPU is located within the 2 programmable processors: vertex processors and fragment processors. The amount of these processors embedded in GPUs has greatly increased over the years; for example the latest Nvidia 7800GTX chip integrates 8 vertex shaders and 24 pixel shaders. In this chip, each vertex shader is made up of 1 multiply and accumulate (MAD) unit and 1 special function unit that can compute log, exp, sin, cos. The implementation of a similar unit is detailed in [18]. Each pixel shader of the 7800GTX consists




Figure 1: This figure illustrates the current graphics pipeline found in recent PC graphics cards.

of 2 consecutive MADs, therefore the 7800GTX is able to execute 112 floating-point operations in single precision per clock cycle at a peak rate.

1.2 Representation formats available in GPUs

Vertex and pixel shaders were originally composed of fixed-point operators that have evolved into partial support of the IEEE-754 single precision floating-point format. For example, the Nvidia GeForce 6 series offers a 32-bit format similar to single precision. The other main GPU manufacturer, ATI, integrated a 32-bit floating-point arithmetic required by shader version 3.0 in their latest chips, the X1k series. Older ATI hardware performed floating-point operations on a 24-bit format in spite of the fact that they stored values in the IEEE standard 32-bit format as described in table 1

Format name	Sign	Exponent	Mantissa	Support for special
				values (NaN, Inf,)
Nvidia 16-bit	1	5	10	Yes
Nvidia 32-bit	1	8	23	Yes
ATI 16-bit	1	5	10	No
ATI 24-bit	1	7	16	No
ATI 32-bit	1	8	23	? / not tested

Table 1: Floating-point format currently supported by the Nvidia and the ATI.

In addition to these formats, current GPUs support other data types that are of lower precision. Therefore, applications where accuracy is paramount are not well suited for a GPU execution due to the lack of the double precision format, the non uniformity within the floating-point format and the non-respect of the IEEE-754 requirement (such as rounding or denormal number which are typically flushed to zero [7]).

The purpose of this article is to propose a software solution to the limitation of precision in

floating-point operations and storage. This solution consists of an implementation of a *float-float* format which doubles the hardware accuracy. This corresponds to a 44-bit precision on Nvidia architecture.

1.3 Outline of this paper

Based on the above clarification, hence section 2 presents similar work related to multiprecision operators. Section 3 describes the floating-point arithmetic available in current GPU. Section 4 proposes a representation and the algorithms for the basic multiprecision operations. Section 5 describes our initial implementation used to conduct tests and comparisons which results are discussed in section 6.

2 Related work

Many modern processors obey the IEEE-754 [15] standard for floating-point arithmetic, which define the single and double precision format. For some applications, however, the precision provided by the hardware operators does not suffice. These applications include large scale simulation, number theory and multi-pass algorithm like shading, lighting [20].

Applications encountering accuracy problems are commonly executed on a CPU. As a consequences, most of the research done to develop a *multiprecision* format (a representation format with a precision higher than the one available in the hardware) were done on the CPU.

2.1 CPU related work

Many software libraries were proposed to address the precision issue in hardware limitation. These libraries emulate arithmetic operators with higher precision than the one provided by the hardware. They either use integer units or floating-point units, depending on the internal representation of their number.

Libraries based on an integer representation

All the libraries in this category, internally represent multiprecision numbers as an array of integers, which are machine numbers (usually 32-bit or 64-bit) to store the significant of the multiprecision numbers. It is the case for GMP [1], on top of which several other libraries are built (see MPFR[3]). These libraries allow the user to dynamically set the precision of the operation during the execution of the program. However some other libraries [2, 9] set the precision at compilation time to get higher performance.

Libraries based on a floating-point representation

The actual trend of CPUs is to have highly optimized floating-point operators. Some libraries, such as the MPFUN[4], exploit these floating-point operators by using an array of floating-point number.

Others libraries represent multiprecision numbers as the unevaluated sum of several double-precision FP numbers such as Briggs' double-double [5], Bailey's quad-doubles [13] and Daumas' floating-point expansions [8]. This representation format is based on the IEEE-754 features that

lead to simple algorithms for arithmetic operators. However this format is confined to low precision (2 to 3 floating-point number) as the complexity of algorithms increases quadratically with the precision.

2.2 GPU related work

The available precision provided through the GPU's graphical pipeline is limited; for example the color channel is usually represented with a 8-bit number. Before the introduction of the shader 3.0 that requires support of 32-bit floating-point numbers, developers and researchers that were facing accuracy problems developed software solutions to extend the hardware precision.

For example, Strzodka [20] proposed a 16-bit fixed-point representation and operation out of the 8-bit fixed-point format. In his work, two 8-bit numbers were used to emulate 16-bit. The author claimed that operators in his representation format were only 50% slower than normal operators, however no measured timings were provided. Strzodka recently implemented a FEM algorithm in double precision on GPU[11], nethertheless double precision computation were sent to the CPU. This method involes time consuming memory transfert.

3 Floating-point arithmetic on GPUs

Floating-point computations on GPUs are often called into question. Current GPUs do not strictly conform to the IEEE-754 floating-point standard. This produces differences between the same computation performed on the GPU and the CPU, and among GPUs themselves. Floating-point computation details vary with GPU models and they are kept secret by GPU manufacturers.

Recently, one tool has been developed to understand some of the details of the floating-point arithmetic for a given GPU [14]. We executed this tool on GPUs, which is an adaptation of Paranoia, and got some resulting errors reported in table 2.

Operation	Exact rounding	Chopped	R300	NV35
Addition	[-0.5, 0.5]	(-1, 0]	[-1.0, 0.0]	[-1.0, 0.0]
Substraction	[-0.5, 0.5]	(-1, 1)	[-1.0, 1.0]	[-0.75, 0.75]
Multiplication	[-0.5, 0.5]	(-1, 0]	[-0.989, 0.125]	[-0.782, 0.625]
Division	[-0.5, 0.5]	(-1, 0]	[-2.869, 0.094]	[-1.199, 1.375]

Table 2: Floating-point error from the execution of the paranoia Test [14]

Table 2 shows us that the addition is truncated after the last bit on both ATI R300 and Nvidia NV35. The subtraction benefits from a guard bit on Nvidia processors and not on ATI. This property is very important for numerical algorithm as we will see later on in this paper. The multiplication is faithfully rounded on both the ATI and the Nvidia. Because GPUs do not provide a division instruction, every division is performed as a reciprocal followed by a multiplication; thereby the floating-point error for the division incurs double floating-point errors.

4 Proposed format

The proposed format is an adaptation of the double-double format described in [5]. For our algorithm we chose to represent multiprecision numbers as the unevaluated sum of 2 floating-point numbers handled in hardware. The type of hardware representation used is described in table 1.

In the core of the GPU, the graphical pipeline, is made up of several computational units. These processing units are not design to efficiently perform tests and comparisons, therefore whenever it is possible, we should avoid tests even at the expense of extra computations. In addition, software that does not use branches remains compatible with older GPU. In our case, two versions of Add12 algorithms exist [19]; one with one test and another one, that should be preferred, with 3 extra floating-point operations.

4.1 Mathematical background

In this section we present some basic properties and algorithms of the IEEE floating-point arithmetic used in our format. In this paper we assume that GPUs have a guard bit for the addition/subtraction with a faithful rounding as it seems to be the case with latest Nvidia chips. The multiplication will behave as observed in section 3. This assumption conforms to the actual trends follow by the GPU and the shader model 3.0. For any mathematical operator +, -, *, /, we use $\oplus, \ominus, \otimes, \oslash$ to represent the hardware operator that may involve a rounding error.

Theorem 1 (Sterbenz lemma ([12] Th. 11)) If subtraction is performed with a guard digit, and $y/2 \le x \le 2y$, then $x \ominus y$ is computed exactly.

Theorem 2 (Add12 theorem (Knuth [16])) Let a and b be normalized floating-point numbers. The following algorithm computes $s = a \oplus b$ and r = (a + b) - s such that s + r = a + b exactly, provided that no exponent overflow or underflow occurs.

proof The proof of correctness of the Add12 algorithm, in an environment with a correctly rounded arithmetic, is described in Knuth [16] or Shewchuk [19] articles. However, by examining these proofs, one can observe that they are based on Sterbenz lemma. This lemma only requires a guard bit to be true, therefore the Add12 theorem is true on Nvidia hardware.

Theorem 3 (Split theorem (Dekker [10])) Let a be p-bit floating-point number, where $p \geq 3$. Choose a splitting point s such that $p/2 \leq s \leq p-1$. Then the following algorithm will produce a (p-s)-bit value a_{hi} and a non-overlapping (s)-bit value a_{lo} such that $|a_{hi}| \geq |a_{lo}|$ and $a = a_{hi} + a_{lo}$.

```
SPLIT(\ a\ ) \ 1\ c = (2^s \oplus 1) \otimes a \ 2\ a_{big} = c \oplus a \ 3\ a_{hi} = c \oplus a_{big} \ 4\ a_{lo} = a \oplus a_{hi} \ 5\ return\ (a_{hi}\ ,\ a_{lo})
```

Proof This proof is an adaptation of the proof from [19] to fit the condition observed on GPUs. Line 1 is equivalent to computing $2^s a \oplus a$, because multiplying by a power of two only changes its exponent. The addition is subject to rounding, so we have $c = 2^s a + a + err(2^s a \oplus a)$. Line 2 is subject to rounding, so $a_{big} = 2^s a + err(2^s a \oplus a) + err(c \ominus a)$. Both $|err(2^s a \oplus a)|$ and $|err(c \ominus a)|$ are bounded by ulp(c), so the exponent of a_{big} can only be larger than that of $2^s a$ if every bit of the significand of a is nonzero except the last two bits. By manually checking the behavior of SPLIT in these 4 cases, one can verify that the exponent of a_{big} is never larger than that of $2^s a$. Then $|err(c \ominus a)| \le ulp(2^s a)$, and so the error term $err(c \ominus a)$ is expressible in s bits.

By Sterbenz lemma line 3 and 4 are calculated exactly. It follows that $a_{hi} = a - err(c \ominus a)$ and $a_{lo} = err(c \ominus a)$; the latter is expressible in s bits. Either a_{hi} has the same exponent as a either a_{hi} has an exponent one greater than that of a and in both case a_{hi} is expressible in p - s bits.

Theorem 4 (Mul12 theorem (Dekker [10])) Let a and b be p-bit floating-point numbers, where $p \geq 6$. The following algorithm produces two floating point numbers x and y as results such that $a \cdot b = x + y$, where x is an approximation to $a \cdot b$ and y represents the roundoff error in the calculation of x.

```
Mul12(a, b)

1  x = a \otimes b

2  (a_{hi}, a_{lo}) = SPLIT (a)

3  (b_{hi}, b_{lo}) = SPLIT (b)

4  err1 = x \ominus (a_{hi} \otimes b_{hi})

5  err2 = err1 \ominus (a_{lo} \otimes b_{hi})

6  err3 = err2 \ominus (a_{hi} \otimes b_{lo})

7  y = (a_{lo} \otimes b_{lo}) \ominus err3

8  return (x, y)
```

Proof Line 1 computes $x = ab + err(a \otimes b)$ with $err(a \otimes b)$ the rounding error of the multiplication. One can noticed that all the other multiplications and subtractions are exact and compute $y = -err(a \otimes b)$.

Theorem 5 (Add22 theorem) Let be ah+al and bh+bl the float-float arguments of the following algorithm:

The two floating-point numbers rh and rl returned by the algorithm verifies

$$rh + rl = (ah + al) + (bh + bl) + \delta$$

Where δ is bounded as follows:

$$\delta \leq \max(2^{-24} \cdot |al + bl|, 2^{-44} \cdot |ah + al + bh + bl|)$$

Theorem 6 (Mul22 theorem) Let be ah+bl and bh+bl the float-float arguments of the following algorithm:

The result rh + rl returned by the algorithm verifies

$$rh + rl = ((ah + al) * (bh + bl)) * (1 + \epsilon)$$

Where ϵ is bounded as follows:

$$|\epsilon| \le 2^{-44}$$

Proof: The detailed proof of the Add22 and the Mul22 theorem were proposed by Lauter in [17] for the particular cases of double-double format on an IEEE compliant architecture. The proof of these 2 theorems with GPU conditions (single precision, faithful rounding and guard bit) is very similar and is therefore not detailed here for the sake of clarity.

5 Implementation

We developed a Brook [6] implementation of the float-float format and of Add12, Add22, Split, Mul12, Mul22 algorithms. Brook is a high level programming language designed for general purpose programming on GPUs. This language allows us to test our algorithms with ease over various systems, drivers and graphics hardware with minor modifications.

During our implementation, we observed that the DirectX version generated by Brook were performing forbidden floating-point optimization. These floating-point optimizations were not noticed with the OpenGL version. For example, the sequence of operations that compute the rounding error $r = ((a \oplus b) \ominus a)$ was replaced by r = b. To overcome this problem, we had to apply hand correction on the fragment program generated by Brook.

6 Results and performance

It is quite difficult to compare the performances of GPU and CPU operators. CPUs already have data stored in the memory hierarchy whereas GPUs have to download data from main memory to its local memory before processing it. To make fair comparisons, we compared float-float algorithms to basic single precision operations (addition, multiplication, multiply and add) on a CPU and on a GPU. For clarity we normalized results to the time of 4096 additions. For each version we tested different sizes of data set. Tests were done on a Nvidia 7800GTX graphics card with 256 MB and on a Pentium IV HT 3.2 Ghz.

We have not reported the difference of execution time between CPUs and GPUs because such comparison is meaningless. However to give an idea, we measured that sending data to the GPU, executing the 4096 additions and getting back the results on the CPU correspond to 100 times the execution time of the same 4096 addition on the CPU. This overhead mainly come from the use of

Size	Add	Mull	Mad	Add12	Mul12	Add22	Mul22
4096	1,00	0,97	1,00	1,09	1,57	1,55	1,54
16384	1,11	1,11	1,15	1,20	1,87	1,73	2,02
65536	1,55	1,58	1,69	1,64	2,09	2,87	2,94
262144	3,55	3,40	3,44	3,74	3,99	7,15	7,47
1048576	10,64	10,74	10,75	10,79	14,64	23,92	24,64

Table 3: Timing comparison of float-float operators executed on the GPU. The time is normalized on the single addition of 4096 data.

Size	Add	Mull	Mad	Add12	Mul12	Add22	Mul22
4096	1,00	0,98	1,35	1,52	2,86	11,71	4,12
16384	3,88	3,88	3,46	6,04	17,86	47,93	17,62
65536	17,13	16,20	17,67	28,35	49,14	192,10	69,33
262144	68,77	66,68	77,10	100,10	187,49	760,65	272,13
1048576	269,49	267,88	312,45	419,84	1027,62	3083,74	1091,59

Table 4: Timing comparison of float-float operators executed on the CPU. The time is normalized on the single addition of 4096 data.

the bus of the system to send and to get back data. Therefore GPU will faster than CPU if many operations will be done on the same large set of data.

The difference of time between small and large data set is higher for the CPU than for the GPU. This difference is of 25 for GPU and 3000 for CPU. This means that GPUs are more efficient at performing the same operation over a large set of data. The Add22 times on CPU is much higher than other operations. An interpretation could be that the test in the Add22 algorithm 5 is time consuming compared to normal operations as it breaks the execution pipeline.

We observe that the execution time of the addition, the multiplication, the multiply and accumulate and the Add12 have the same cost on GPU. The algorithm Add22 and Mull22 cost twice as much as basic operations. This proves that GPU drivers are very efficient at merging operations of different execution loops. This also signifies that the cost of these operations could be higher when used in a real program.

6.1 Accuracy

We ran our algorithms on 2^{24} randomly generated test vectors and we collected the maximum observed error with the help of MPFR[3]. For these tests, we excluded denormal input numbers and special cases numbers as there are not fully supported by the targeted hardware.

The first observation we can make is that the reported accuracy is different from the theoretical one. We proved in section 4 that if GPUs have a guard bit then Add12 will be exact. Our initial tests show us that GPUs behave as if they have a guard. However in a very special case the error is higher than expected. This happens when two floating point numbers of opposite signs are summed up together and when their mantissa are not overlapping in a certain way. Further investigations have to be done to locate and correct the problem. This problem is also the cause of the bad

Operation	Error max
Add12	-48.0
Mul12	(exact)
Add22	-33.7
Mul22	-45.0

Table 5: Measured accuracy on our GPU float-float implementation

accuracy result of the Add22 algorithm.

7 Conclusion and future work

In our work, we have described a general framework for the implementation of software emulation of floating-point numbers with 44 bits of accuracy. The implementation is based on Brook and allows simple and efficient addition, multiplication and storage of floating-point number. The representation range of this format is similar to single precision. These high precision operations naturally require more texture memory and computing time. However, they proved to remain fast enough to be used in precise sensitive parts of real-time multipass algorithms.

During our test, we noticed that Brook was well suited for fast prototyping of functions; however, as with every high level languages, we were unable to have fine control over GPUs instructions. In particular, it was not possible to control how and when data were stored, transferred and used within the GPU. Therefore, we are currently working on an OpenGL and Cg version of these functions. We hope that it will lead to an improvement in performance. We are also investigating to set a solution to the accuracy problem described in section 6.1. Using float-float representation number in compensated algorithms has been shown to be more efficient in term of performance for comparable accuracy. Adapting compensated algorithm to GPU is part of our future investigation.

References

- [1] GMP, the GNU Multi-Precision library.
- [2] IBM accurate portable mathematical library.
- [3] MPFR, the Multiprecision Precision Floating-Point Reliable library.
- [4] D. H. Bailey. A Fortran-90 based multiprecision system. ACM Transactions on Mathematical Software, 21(4):379–387, 1995.
- [5] K. Briggs. The doubledouble library, 1998.
- [6] Ian Buck, Tim Foley, Daniel Horn, Jeremy Sugerman, Kayvon Fatahalian, Mike Houston, and Pat Hanrahan. Brook for GPUs: Stream computing on graphics hardware. In *Proceedings of SIGGRAPH 2004*, pages 777 786, August 2004.
- [7] Cem Cebenoyan. Floating point specials on the GPU. Technical report, Nvidia, february 2005.

- [8] Marc Daumas. Multiplications of floating-point expansions. In Koren and Kornerup, editors, Proceedings of the 14th IEEE Symposium on Computer Arithmetic (Adelaide, Australia), pages 250–257, Los Alamitos, CA, April 1999. IEEE Computer Society Press.
- [9] D. Defour and F. de Dinechin. Software carry-save: A case study for instruction-level parallelism. In 7th conference on parallel computing technologies, Nizhny-Novgorod, september 2003.
- [10] T. J. Dekker. A floating point technique for extending the available precision. *Numerische Mathematik*, 18(3):224–242, 1971.
- [11] Dominik Goddeke, Robert Strzodka, and Stefan Turek. Accelerating double precision fem simulations with GPUs. In *Proceedings of ASIM 2005 18th Symposium on Simulation Technique*, September 2005.
- [12] D. Goldberg. What every computer scientist should know about floating-point arithmetic. *ACM Computing Surveys*, 23(1):5–47, Mar 1991.
- [13] Y. Hida, X. Li, and D. H. Bailey. Algorithms for quad-double precision floating-point arithmetic. In Neil Burgess and Luigi Ciminiera, editors, 15th IEEE Symposium on Computer Arithmetic, pages 155–162, Vail, Colorado, Jun 2001.
- [14] Karl Hillesland and Anselmo Lastra. GPU floating-point paranoia. In *ACM Workshop on General Purpose Computing on Graphics Processors*, page C8, August 2004.
- [15] IEEE standard for binary floating-point arithmetic. ANSI/IEEE Standard, Std 754-1985, New York, 1985.
- [16] D. Knuth. The Art of Computer Programming, volume 2, "Seminumerical Algorithms". Addison Wesley, Reading, MA, third edition edition, 1998.
- [17] Christoph Quirin Lauter. Basic building blocks for a triple-double intermediate format. Technical Report RR2005-38, LIP, École Normale Supérieure de Lyon, September 2005.
- [18] Stuart F. Oberman and Michael Siu. A high-performance area-efficient multifunction interpolator. In Koren and Kornerup, editors, *Proceedings of the 17th IEEE Symposium on Computer Arithmetic (Cap Cod, USA)*, pages 272–279, Los Alamitos, CA, July 2005. IEEE Computer Society Press.
- [19] Jonathan R. Shewchuk. Adaptive precision floating-point arithmetic and fast robust geometric predicates. In *Discrete and Computational Geometry*, volume 18, pages 305–363, 1997.
- [20] R. Strzodka. Virtual 16 bit precise operations on rgba8 textures. In *Proceedings of Vision*, Modeling, and Visualization, pages 171–178, 2002.