

```

1  -----
2  |   PROJECT TITLE : 8-bit RISC processor design |
3  |   NAME : AKSHAY RAJENDRA MODAK               |
4  |   DEPT : ECE                                 |
5  -----
6  SPECS
7  =====
8  256-byte data memory
9  1K program memory
10 PC is 10-bits wide
11 IR is 12-bits wide (4 for opcode and 8 for operand/address/offset)
12
13
14 INSTRUCTION SET
15 =====
16 ADD          R <== A + B
17 SUB          R <== A - B
18 AND          R <== A & B
19 OR           R <== A | B
20 XOR          R <== A ^ B
21 B offset    PC <== PC + offset
22 BP offset    if R[7] == 0 then PC <== PC + offset
23 BN offset    If R[7] == 1 then PC <== PC + offset
24 BZ offset    If R == 0 then PC <== PC + offset
25 LDRIA val    A <== val
26 LDRIB val    B <== val
27 LDRA addr    A <== DMEM[addr]
28 LDRB addr    B <== DMEM[addr]
29 STR addr     DMEM[addr] <== R
30 NOP          No operation
31 HLT          Clock disabled
32
33 OPCODES
34 =====
35 0000      ADD
36 0001      SUB
37 0010      AND
38 0011      OR
39 0100      XOR
40 0101      B
41 0110      BP
42 0111      BN
43 1000      BZ
44 1001      LDRIA
45 1010      LDRIB
46 1011      LDRA
47 1100      LDRB
48 1101      STR
49 1110      NOP
50 1111      HLT
51
52
53 CONTROL SIGNALS
54 =====
55 HLT, INC, REPC, REIR, REDMEM, RER, cu_A, cu_B ...(cu_A and cu_B are 2-bits wide)
56
57
58 CONTROL MEMORY LAYOUT
59 =====
60 control word    control address    opcode mapping
61 -----
62 0001000000     0x0                fetch
63 0110000000     0x1                fetch
64 0000010000     0x2                ADD, SUB, AND, OR, XOR
65 0010000000     0x3                B, BP, BN, BZ
66 0000001000     0x4                LDRA addr
67 0000000100     0x5                LDRB addr
68 0000001100     0x6                LDRIA val
69 0000000011     0x7                LDRIB val
70 0000100000     0x8                STR addr
71 0000000000     0x9                NOP
72 1000000000     0xA                HLT

```