

CPE 462/562 VHDL: Simulation & Synthesis

Midterm Project: 4-bit ALU Design and Implementation

Katelyn Charbonneau Email: kc325844@wne.edu Date: 10/27/2017

| Tasks | Grades |
|--|--------|
| Task 1. Design, test, and verify 4-bit ALU (50') | |
| Task 2. Program DE2-115 and demonstrate 4-bit ALU (10') | |
| Task 3. Display INPUT and OUTPUT decimal equivalent values on SSDs (20') | |
| Report (20') | |
| Bonus (10') | |
| Total (100/110): | |

1 Objective

The objectives of the project are to be familiar with behavioral architecture; be able to write a behavioral VHDL code to design a 4-bit arithmetic logic unit (ALU), write a testbench to verify the design, and implement the ALU on FPGA.

2 Design Procedure

While testing of this design was done using a 4-bit bus width, their sizes are really defined as generics. Thus, there is a variable bus size. As part of this project, a ripple carry adder (RCA) is needed. A fixed 4-bit width RCA design was available and was edited to also allow for a variable bus width. A block diagram for this is shown in

3 Simulation Results

simulation results/screenshots and discussions...

4 Demonstration on FPGA

pictures of on board demo and discussions...

5 Conlusion

your conclusion goes here...