

Early design phases

Jian-Jia Chen
(slides are based on
Peter Marwedel)
TU Dortmund,
Informatik 12

2018年10月16日



© Springer, 2018

Models of computation considered in this course

Communication/ local computations	Shared memory		passing Asynchronous
Undefined components	Plain text, use cases (Message) sequence charts		
Communicating finite state machines	StateCharts		SDL
Data flow			Kahn networks, SDF
Petri nets		C/E nets, P/T nets,	
Discrete event (DE) model	VHDL*, Verilog*, SystemC*,	Only experimental systems, e.g. distributed DE in Ptolemy	
Von Neumann model	C, C++, Java	C, C++, Java with libraries CSP, ADA	

fakultät für

Capturing the requirements as text


In the very early phases of some design project, only descriptions of the system under design (SUD) in a natural language such as English or Japanese exist.



- Expectations for tools:
 - Machine-readable
 - Version management
 - Dependency analysis

Use cases

- Use cases describe possible applications of the SUD
- Included in UML (Unified Modeling Language)
- Example: Answering machine




informatik

 Neither a precisely specified model of the computations nor a precisely specified model of the communication

(Message) Sequence charts

- Explicitly indicate exchange of information
- One dimension (usually vertical dimension) reflects time
- The other reflects distribution in space

Example:



- Included in UML
- Earlier
 called
 Message
 Sequence
 Charts, now
 mostly
 called
 Sequence
 Charts


Application: In-Car Navigation System

Car radio with navigation system
User interface needs to be responsive
Traffic messages (TMC) must be processed in a timely way
Several applications may execute concurrently




fakultät für

System Overview




Use case: Change Audio Volume

fakultät für




Use case: Change Audio Volume

fakultät für




Time/distance diagrams as a special case



No distinction between accidental overlap and synchronization

fakultät für

Time/distance diagrams as a special case




fakultät für

Summary

- Support for early design phases
 - Text
 - Use cases
 - (Message) sequence charts

fakultät für





StateCharts and StateMates

Jian-Jia Chen
(slides are based on Peter
Marwedel)
TU Dortmund,
Informatik 12

2018年 10 月 16 日



© Springer, 2018

Models of computation considered in this course

Communication/ local computations	Shared memory	Message Synchronous	passing Asynchronous
Undefined components	Plain text, use cases (Message) sequence charts		
Communicating finite state machines	StateCharts		SDL
Data flow			Kahn networks, SDF
Petri nets		C/E nets, P/T nets,	
Discrete event (DE) model	VHDL*, Verilog*, SystemC*,	Only experimental systems, e.g. distributed DE in Ptolemy	
Von Neumann model	C, C++, Java	C, C++, Java with libraries CSP, ADA	

fakultät für

StateCharts

Classical automata not useful for complex systems (complex graphs cannot be understood by humans).

Introduction of hierarchy StateCharts [Harel, 1987] StateChart = the only unused combination of "flow" or "state" with "diagram" or "chart"


Used here as a (prominent) example of a model of computation based on shared memory communication.

fakultät für

appropriate only for local (non-distributed) systems



Introducing hierarchy




fakultät für

informatik

FSM will be **in** exactly one of the substates of S if S is **active** (either in A or in B or ..)

Definitions

- Current states of FSMs are also called active states.
- States which are not composed of other states are called basic states.
- States containing other states are called super-states.
- Super-states S are called OR-super-states, if exactly one of the sub-states of S is active whenever S is active.



fakultät für


Default state mechanism

Try to hide internal structure from outside world!


Default state

Filled circle indicates sub-state entered whenever super-state is entered.

Not a state by itself!




History mechanism



For input m, S enters the state it was in before S was left (can be A, B, C, D, or E).

If *S* is entered for the first time, the default mechanism applies.

Combining history and default state mechanism



fakultät für

Concurrency


Convenient ways of describing concurrency req.

fakultät für

informatik

AND-super-states: FSM is in **all** (immediate) sub-states of a super-state;

Example:



Types of states


In StateCharts, states are either

- basic states, or
- AND-super-states, or
- OR-super-states.

fakultät für

Timers


Since time needs to be modeled in embedded & cyber-physical systems, timers need to be modeled. In StateCharts, special edges can be used for timeouts.



If event a does not happen while the system is in the left state for 20 ms, a timeout will take place.

Using timers in an answering machine

fakultät für



General form of edge labels



Events:

- Exist only until the next evaluation of the model
- Can be either internally or externally generated

Conditions:

 Refer to values of variables that keep their value until they are reassigned

Reactions:

- Can either be assignments for variables
- or creation of events

Example:

service-off[not in Lproc] / service:=0

The StateCharts simulation phases (StateMate Semantics)


How are edge labels evaluated?

Three phases:

- Effect of external changes on events and conditions is evaluated,
- 2. The set of transitions to be made in the current step and right hand sides of assignments are computed,
- Transitions become effective, variables obtain new values.

Separation into phases 2 and 3 enables a resulting unique ("determinate") behavior.

Example




In phase 2, variables *a* and *b* are assigned to temporary variables:

In phase 3, these are assigned to a and b.

As a result, variables a and b are swapped.

Example (2)




In a single phase environment, executing the left state first would assign the old value of b (=0) to a and b:

$$a := 0, b := 0;$$

Executing the right state first would assign the old value of a (=1) to a and b.

The result would depend on the execution order.

Reflects model of clocked hardware



In an actual clocked (synchronous) hardware system, both registers would be swapped as well.


Same separation into phases found in other languages as well, especially those that are intended to model hardware.

Steps

Execution of a StateMate model consists of a sequence of (status, step) pairs

Status= values of all variables + set of events + current time

Step = execution of the three phases (StateMate semantics)



phase 2

Other implementations of StateCharts do not have these 3 phases (and hence could lead to different results)!

Lifetime of events

Events live until the step following the one in which they are generated ("one shot-events").

fakultät für

Other semantics

Several other specification languages for hierarchical state machines (UML, dave, ...) do not include the three simulation phases.



These correspond more to a SW point of view with no synchronous clocks.

Some systems allow turning the multi-phased simulation on and off.

fakultät für

Broadcast mechanism



Values of variables are visible to all parts of the StateChart model.

New values become effective in phase 3 of the current step and are obtained by all parts of the model in the following step.


- StateCharts implicitly assumes a broadcast mechanism for variables
 - (→ implicit shared memory communication
 - -other implementations would be very inefficient -).
- StateCharts is appropriate for local control systems (☺), but not for distributed applications for which updating variables might take some time (☺).


Determinate vs. deterministic

- Kahn (1974) calls a system determinate if we will always obtain the same result for a fixed set (and timing) of inputs
- Others call this property deterministic
 However, this term has several meanings:
 - Non-deterministic finite state machines
 - Non-deterministic operators
 (e.g. + with non-deterministic result in low order bits)
 - Behavior not known before run-time (unknown input results in non-determinism)
 - In the sense of determinate as used by Kahn

In order to avoid confusion, we use the term "determinate" in this course.

Conflicts





Techniques for resolving these conflicts wanted

fakultät für

StateCharts determinate or not?

Must all simulators return the same result for a given input?

- Separation into 3 phases a required condition
- Semantics ≠ StateMate semantics may be non-determinate

Potential other sources of non-determinate behavior:

- Choice between conflicting transitions resolved arbitrarily:
 Tools typically issue a warning if such a situation could exist
- → Determinate behavior for StateMate semantics if transition conflicts are resolved and no other sources of undefined behavior exist

Evaluation of StateCharts (1)

Pros (₺):

- Hierarchy allows arbitrary nesting of AND- and OR-super states.
- (StateMate-) Semantics defined in a follow-up paper to original paper.
- Large number of commercial simulation tools available (StateMate, StateFlow, BetterState, ...)
- Available "back-ends" translate StateCharts into SW or HW languages, thus enabling software or hardware implementations.