

Multilevel inverters:-

* VSI -inverters (2-level inverters) produce o/p with 0 (or) $\pm V_{DC} \Rightarrow$ 2-levels.

→ For minimum ripple content we require

① High switching freq.

② various PWM-strategies.


∴ But for high power, high voltage applications 2-level inverters have some limitation.

→ They have high switching losses
→ constraint on device ratings.


∴ In multilevel inverter the device voltage stresses are controlled i.e. we can increase no. of voltage levels in inverter without requiring higher ratings on individual devices
→ so low harmonics as no. of levels ↑
o/p harmonics ↓

$$THD = \sqrt{\frac{1}{g^2} - 1}$$

MULTILEVEL concept:-



(a) 3 ϕ . multilevel power processing system



(b) schematic of single pole of multilevel inverter by a switch.

→ above are general topologies of MLI

→ nodes can be connected to Load.

Each cap. voltage $= E_m$ (same)


$$\begin{bmatrix} P_m & V_{d1} \\ & m-1 \end{bmatrix}$$

m = no. of levels

L = no. of nodes to which converter is accessible

$\therefore m$ level inverter, needs $(m-1)$ capacitors

O/P voltage $V_o = "V"$ blw phase & load point



A pole in MLI \Rightarrow single-pole, multiple-throw switch.

(P dc voltages) V_1, V_2, \dots

(P dc currents) I_1, I_2, \dots

$V_a, V_b, V_c \Rightarrow$ rms value line-voltage

$I_a, I_b, I_c \Rightarrow$ rms line load currents

By connecting to any node we can access the voltage level.

\rightarrow The actual realization of switch requires, bidirectional switching devices of each node. Topology of MLI must have

(1) less switching devices as far as possible

(2) capable of withstanding very high i/r voltage for high-power applications


(3) have lower switching freq. for each switching device

$$E_m = \frac{V_{dc}}{m-1}$$

m = no. of levels.
 \hookrightarrow no. of nodes to which inverter is accessible.

\therefore m -level inverter needs $(m-1)$ capacitors.

o/p voltage $V_o = "V"$ b/w phase & GND point



A pole in MLI \Rightarrow single-pole, multiple-throw switch.
 i/p d.c. voltages $\Rightarrow V_1, V_2, \dots$

i/p d.c. currents $\Rightarrow I_1, I_2, \dots$

$V_a, V_b, V_c \Rightarrow$ rms values line-voltages

$I_a, I_b, I_c \Rightarrow$ rms line load currents.

By connecting to any node we can access the voltage level.

\rightarrow The actual realization of switch requires bidirectional switching devices of each node.
 Topology of MLI must have

- (1) Less switching devices as far as possible.
- (2) Capable of withstanding very high i/p voltage for high-power applications.
- (3) have lower switching freq. for each switching device.

Types of MLI:-

→ The general structure of MLI is to get near sinusoidal voltage from several levels of DC-voltages.

↓
obtained by capacitor voltage source.
No. of voltage levels ↑ ⇒ No. of steps ↑ se
o/p

Staircase waveform.

↓
reducing THD at o/p wave
approaching zero as $m \uparrow$ se

$$\text{o/p V. at +ve-half cycle} = V_{ao} = \sum_{n=1}^m E_n S F_n$$

$S F_n$ = switching or control fn of n^{th} node
↓
0 or 1

generally E_1, E_2, \dots, E_m (capacitor terminal voltages) are all same E_m .

$$V_{ao(\text{peak})} = (m-1)E_m = V_{dc} \rightarrow \text{peak o/p voltage}$$

→ To generate +ve & -ve values, there is another switch for -ve values.

$V_{ob} \Rightarrow$ -ve half

$$V_{ab} = V_{ao} + V_{ob} = V_{ao} - V_{bo}$$

- 1) Diode-clamped MLI \rightarrow diode for clamping voltage.
- 2) Flying capacitor MLI \rightarrow capacitor for clamping
- 3) Cascade MLI \rightarrow use separate H-bridge
 - \downarrow each H-bridge needs
 - most superior \downarrow separate D.C voltage source
 - of waveform \downarrow
 - does not require any voltage-clamping diodes or voltage-balancing capacitors.

Diode-clamped MLI:-


DCLMI \Rightarrow m-level inverter needs (m-1) capacitors on ac-bus and produces m-levels on phase voltage.

m-level inverter leg \rightarrow (m-1) capacitors
 $2(m-1)$ switching devices
 $(m-1)(m-2)$ clamping diodes.


\Rightarrow $S_{a1}, S_{a2}, S_{a3}, S_{a4}, S_{a1}', S_{a2}', S_{a3}', S_{a4}'$
switches

\rightarrow 4 capacitors $\Rightarrow C_1, C_2, C_3, C_4$

$\rightarrow V_{dc}/4 \rightarrow$ ~~each~~ m=5-levels.




each switch
 $E_s = V_{dc}/4$



$$V_{s1} = V_5 - V_A = V_{dc} - \frac{3V_{dc}}{4} = \frac{V_{dc}}{4}$$

(a) one leg of a bridge.



(b) 3-φ-bridge.

Principle of operation:-

→ consider one leg 5-level inverter

→ dc rail 0 is ref pt of o/p. phase voltage.

1. For o/p voltage level $V_{ao} = V_{dc}$
(Turn on upper-half switches S_a , through S_{a4})

2. For an o/p voltage level $V_{ao} = 3V_{dc}/4$
(Turn on 3-upper switches S_{a2} through S_{a4} and one lower switch S_{a1}').

~~But~~ \downarrow
Now S_{a2}, S_{a3}, S_{a4} alone give $3V_{dc}/4$
but its not stage by itself because:-

1. as we need defined return path for load current.

2. A defined blocking condition for rest of stack so that no single IGBT is asked to block more voltage than it's rated for.

S_{a1}' act like 'to solidify' o/p node & give low-impedance path that keeps node from floating.

→ Need for clamping??



$s_{a1}, s_{a2}, \dots \Rightarrow$ diode-clamp

When certain switches are OFF, the
gates connect intermediate switch
nodes to correct capacitor GND.

that clamps the voltage on the node
so no single OFF device is forced to
hold more than $V_{dc}/4$

Ex:

If s_{a2} is OFF but s_{a2} is ON
node b/w them looks floating.
somewhere b/w V_5 & V_4 that could
place more than one capacitor's worth
of voltage across s_{a1} or s_{a2} .

clamp diode tries that floating node to
exactly $V_4 = 3V_{dc}/4$
each switch just sees $\sim V_{dc}/4$


3. For $V_{ao} = V_{dc}/2$

$\Rightarrow s_{a3}, s_{a4} \rightarrow ON$ & $s_{a1}, s_{a2} \rightarrow OFF$

4. $V_{ao} = V_{dc}/4 \Rightarrow s_{a4} \rightarrow ON$
 $s_{a1}, s_{a2}, s_{a3} \rightarrow OFF$

∴ For $V_{a0} = 0 \Rightarrow S_{a1}$ to $S_{a4} \rightarrow ON$

V_{a0}	S_{a1}	S_{a2}	S_{a3}	S_{a4}	S_{a1}'	S_{a2}'	S_{a3}'	S_{a4}'
$V_5 = V_{dc}$	1	1	1	1	0	0	0	0
$V_4 = 3V_{dc}/4$	0	1	1	1	1	0	0	0
$V_3 = V_{dc}/2$	0	0	1	1	1	1	0	0
$V_2 = V_{dc}/4$	0	0	0	1	1	1	1	0
$V_1 = 0$	0	0	0	0	1	1	1	1



1. High-voltage rating for blocking diodes :

→ each switching device requires only $\frac{V_{dc}}{m+1}$ block voltage capacity

→ clamping diode needs different reverse voltage blocking rating

↓
when S_{a1}' through S_{a4}' are turned on
diode D_{a1} needs to block \pm capacitor voltage
or $3V_{dc}/4$; diodes D_{a2} & D_{a1}' need to block

each 2 diodes need to block $V_{dc}/4$

→ each sampling diode gets even distribution.

$$V_D = \frac{m-1-k}{m-1} V_{dc}$$

↓
blocking voltage of each diode.

m = no. of levels
 $k = 1 \text{ to } (m-2)$
 $V_{dc} \Rightarrow$ total dc-link voltage.

→ If blocking voltage rating of each diode is same as that of switching device.
No. of diodes for each phase

$$N_D = (m-1) \times (m-2)$$

for $m=5$

$$N_D = (5-1) \times (5-2) = 12$$

so for m is large it becomes impractical as we need so many diodes.

↓
limits no. of levels.

2. unequal switching device rating

↓
 S_{a1} conducts only during $V_{ao} = V_{dc}$

whereas S_{a4} conducts over entire

cycle except during $V_{ao} = 0$

Different current ratings for switching devices

So upper switches may be oversized & lower switches may be undersized

So $2 \times (m-2)$ upper devices overstressed

3. Capacitor voltage unbalance

\downarrow
voltage levels at capacitor terminals are different, current supplied is also different

→ When operating at unity power factor, the discharging time for inverter output (or charging time for rectifier output) for each capacitor is different.

\downarrow
such capacitor charging profile repeats every half-cycle & results in unbalanced capacitor voltages i/w diff. levels.

∴ The voltage imbalance in MLI is resolved by using approaches such as replacing capacitors by controlled constant dc-voltage source, power voltage regulator, or battery.

Adv. of MLI:-

1. No. of levels high enough - THD is low
avoid need for filters
2. Inverter efficiency is high because all devices switched at fundamental freq.


3. simple control method.

disadv. of MLI


1. excessive clamping losses for high level
2. Difficult to control total power flow of individual converter in MLI.

Improved Diode-clamped MLI:-

8-switches & 12 diodes of equal voltage rating



(a) Diode-clamped MLI with diodes in series.



(b) modified Diode-clamped inverter with distributed clamping diodes.

→ Five level inverter requires

$$m-1 = 4 \text{ caps}$$

$$2(m-1) = 8 \text{ switches}$$

$$(m-1)(m-2) = 12 \text{ clamping diodes}$$

→ modified diode-clamped inverter is
2-level switching cells.

for m -level inverter there are
($m-1$) switching cells

$m=5 \rightarrow 4$ cells.

In cell 1 $\rightarrow S_2, S_3$ & S_4 are always on
 $\rightarrow S_1$ & S_1' are switched alternatively
to produce o/p voltage $V_{dc}/4$ & 0
& ' $V_{dc}/4$ '

In cell 2 $\Rightarrow S_3$ & S_4 & S_1' are always on
 $\rightarrow S_2$ & S_2' are switched alternatively
ON to produce o/p voltage
 $V_{dc}/4$ & 0 ..

In cell $\rightarrow 3 \Rightarrow S_4, S_1'$ & S_2' are on always
 $\rightarrow S_3$ & S_3' switched alternatively
to produce o/p voltage
 0 & $-V_{dc}/2$

In cell $\rightarrow 4 \Rightarrow S_1', S_2'$ & S_3' are always on
 $\rightarrow S_4$ & S_4' are switched alternatively
to produce $-V_{dc}/4$ & $-V_{dc}/2$

→ Each switching cell works as normal 2-level inverter, except each forward / freewheeling path in cell involves $(m-1)$ devices instead of only one.

Ex:-

cell-2 =)

Forward path of up-arm

↓
 D_1, S_2, S_3 & S_4

Freewheeling path of up-arm involves S_1' ; D_{12}, D_8 & D_2 connecting inverter o/p to $V_{dc}/4$ level for either +ve or -ve current flow.

→ Forward path of down-arm

↓
 S_1', S_2', D_{10} & D_4

→ Freewheeling path of down-arm involves

↓
 D_3, D_7, S_3 & S_4 connecting inverter o/p to zero level for either +ve or -ve current flow

1. At any moment there must be $(m-1)$ neighboring switches that are on.
2. For each two neighbouring switches, the outer switch can only be turned on when inner switch is on.
3. For each two neighbouring switches, inner switch can only be turned off when outer switch is off.

Flying Capacitor MLT

- Each phase leg has identical structure.
 - Assume each capacitor has same voltage rating, the series connection of capacitors indicates the voltage bus clamping points.
 - 3-inner loop balancing caps.
($C_{a1}, C_{a2}, \& C_{a3}$) for phase-leg a are independent from those of phase-leg b.
- All phase legs share same DC-link capacitors C_1 through C_4 .

→ voltage level for flying capacitors


converter is similar to that of DCMLI
m-level converter $\Rightarrow V_{ao}$

line voltage $v_{ab} \Rightarrow (2m-1)$ levels

DC-bus needs $\Rightarrow (m-1)$ capacitors for m-level conv.

$$N_c = \sum_{j=1}^m (m-j) \rightarrow \text{No. of capacitors per phase}$$

$$m=5 \Rightarrow N_c=10.$$



a) FCMLI 10-level inverter.

apptn:-

1. For an o/p $V_{ao} = V_{dc}$. turn on all upper-half S_{a1} to S_{a4}

2. For an o/p $V_{ao} = 3V_{dc}/4$ there are 4-combinations:

a. $V_{ao} = V_{dc} - \frac{V_{dc}}{4}$. by turn on S_{a1}, S_{a2}, S_{a3} & S_{a4}

(Each individual flying capacitor is regulated around $V_{dc}/4$ (step size)).

↓
this way each time you route through a bank (by turning lower device of that cell on), you introduce one step of

$\frac{V_{dc}}{4}$ drop in path from V_s down to node a.

↓
Standard for n-level-FC leg

→ polarity of F.C is oriented so that when you traverse from top rail V_s through a cell's power path, the capacitor's stored voltage opposes the bus (i.e., it subtracts a step).
That is why we drop $\frac{V_{dc}}{4}$ per lower device in conduction path & count drops

to get v_{ao}

$$v_{ao} = V_{dc} - n \cdot \frac{V_{dc}}{4} = (4-n) \frac{V_{dc}}{4}$$

b. $v_{ao} = 3 \frac{V_{dc}}{4} \Rightarrow ON \quad S_{a2}, S_{a3}, S_{a4} \text{ \& } S_{a1}'$

c. $v_{ao} = V_{dc} - 3 \frac{V_{dc}}{4} + \frac{V_{dc}}{2} \Rightarrow ON$
 $S_{a1}, S_{a3}, S_{a4} \text{ \& } S_{a2}'$

$\Rightarrow v_s$ goes to S_{a1}' through $C_{a3} \Rightarrow 3$ -caps \& S_{a2}' \& caps then to S_{a3}, S_{a4}

so KVL $\Rightarrow V_{ao} = V_{dc} - 3 \times (V_{Ca3}) + 2 \times (V_{Ca2})$

$$V_{Ca3} = V_{Ca2} = \frac{V_{dc}}{4}$$

d. $v_{ao} = V_{dc} - \frac{V_{dc}}{2} + \frac{V_{dc}}{4} \Rightarrow ON \Rightarrow S_{a1}, S_{a2}, S_{a4} \text{ \& } S_{a3}'$

NOTE: UP to down for F.C \Rightarrow subtract voltage traversing

down to UP for F.C \Rightarrow add voltage traversing

$$\begin{aligned} v_{ao} &= V_{dc} - 2 \times (V_{Ca2}) + 1 \times V_{Ca1} = V_{dc} - 2 \times \frac{V_{dc}}{4} + \frac{V_{dc}}{4} \\ &= V_{dc} - \frac{V_{dc}}{2} + \frac{V_{dc}}{4} \end{aligned}$$

3. For $v_{ao} = \frac{V_{dc}}{2} \Rightarrow r$ -combination

a. $v_{ao} = V_{dc} - \frac{V_{dc}}{2} \Rightarrow S_{a1}, S_{a2}, S_{a3}' \text{ \& } S_{a4}'$

b. $v_{ao} = \frac{V_{dc}}{2} \Rightarrow ON \quad S_{a3}, S_{a4}, S_{a1}' \text{ \& } S_{a2}'$

NOTE:-

The K_C-caps get $\frac{V_{dc}}{4}$ supposed drop
because we need to configure them to do so

- 1) stand-up procedure: you use controlled sequencing through switches to connect a given bank briefly to appropriate d.c-link node(s), or you use an auxiliary pre-charge path (resistor or small capacitor). This brings $ca_1 \approx \frac{V_{dc}}{4}$, the ca_2 starts pair $\approx \frac{V_{dc}}{4}$ & ca_3 to $\frac{V_{dc}}{4}$ before normal normal pwm begins.

- 2) Balancing during operation: Duty PWM, flying caps naturally charge or discharge depending on load current direction & which redundant state you pick at a given off-level.

→ phase-shifted carrier PWM already provides natural balancing.

$$C. \quad V_{a0} = V_{dc} - 3\frac{V_{dc}}{4} + \frac{V_{dc}}{2} - \frac{V_{dc}}{4}$$

ON \downarrow
 $sa_1, sa_3, sa_2' \text{ \& } sa_4'$

$$V_{q0} = V_{dc} - 3 \times V_{ra3} + 2 \times V_{ra2} - V_{ra1}$$

$$2. V_{q0} = V_{dc} - 3 \frac{V_{dc}}{4} + \frac{V_{dc}}{4} \Rightarrow \text{ON } S_{a1}, S_{a4}, S_{a1}' \text{ \& } S_{a3}'$$

$$e. V_{q0} = 3 \cdot \frac{V_{dc}}{4} - \frac{V_{dc}}{2} + \frac{V_{dc}}{4} \Rightarrow \text{ON } S_{a2}, S_{a4}, S_{a3}' \text{ \& } S_{a3}$$

$$f. V_{q0} = 3 \frac{V_{dc}}{4} - \frac{V_{dc}}{4} \Rightarrow \text{ON } S_{a2}, S_{a3}, S_{a1}' \text{ \& } S_{a4}'$$

$$4. V_{q0} = \frac{V_{dc}}{4} \Rightarrow 4 \text{ - combinations}$$

$$a. V_{q0} = V_{dc} - 3 \frac{V_{dc}}{4} \Rightarrow \text{ON } S_{a1}, S_{a2}', S_{a3}' \text{ \& } S_{a4}'$$

$$b. V_{q0} = \frac{V_{dc}}{4} \Rightarrow \text{ON } S_{a4}, S_{a1}', S_{a2}' \text{ \& } S_{a3}'$$

$$c. V_{q0} = \frac{V_{dc}}{2} - \frac{V_{dc}}{4} \Rightarrow \text{ON } S_{a3}, S_{a1}', S_{a2}' \text{ \& } S_{a4}'$$

$$d. V_{q0} = 3 \frac{V_{dc}}{4} - \frac{V_{dc}}{2} \Rightarrow \text{ON } S_{a2}, S_{a1}', S_{a3}' \text{ \& } S_{a4}'$$

$$e. V_{q0} = 0 \Rightarrow \text{ON all lower switches } S_{a1}' \text{ to } S_{a4}'$$

V_{ao}	s_{a1}	s_{a2}	s_{a3}	s_{a4}	s_{a4}'	s_{a3}'	s_{a2}'	s_{a1}'
$V_5 = V_{dc}$	1	1	1	1	0	0	0	0
$V_4 = \frac{3V_{dc}}{4}$	1	1	1	0	1	0	0	0
$V_3 = \frac{V_{dc}}{2}$	1	1	0	0	1	1	0	0
$V_2 = \frac{V_{dc}}{4}$	1	0	0	0	1	1	1	0
$V_1 = 0$	0	0	0	0	1	1	1	1

Feature F-C-MLI:-

1. Large NO. of caps: The inverter requires a large no. of storage capacitors. Assuming that the voltage rating of each caps is same as that of switching device. m-level converter requires a total of $(m-1) \times \frac{(m-2)}{2}$ auxiliary caps per phase leg in addition to (m-1) dc bus caps.
- For m-level diode-clamp inverter only requires (m-1) caps. of same voltage rating. (m=5, $N_c = 4 \times \frac{3}{2} + 4 = 10$ compared to $N_c = 4$ for diode clamped).

2. Balancing capacitor voltages: unlike DCMLT, FCMC2 has redundancy at its inner voltage levels.

⇒ A voltage level is redundant if two or more valid switch combinations can synthesize it. The availability of voltage redundancies allows controlling individual cap. voltages. In producing some O/P voltage, the inverter can involve different combinations of capacitors, allowing preferential charging or discharging individual caps.

↓
flexibility allows to manipulate cap. voltages & keep them proper value.

→ For mid-level voltages (i.e. $\frac{3V_{dc}}{4}$, $\frac{V_{dc}}{2}$ & $\frac{V_{dc}}{4}$) we ~~can~~ can employ various switching combinations in one or several o/p-cycles to balance charging & discharging of capacitors. Thus, by proper selection of switch combination. it becomes very complicated. w/o real power conversions is possible but switching freq. needs to be higher than fundamental freq.

adv of FC-MLI

1. Large amounts of storage capacitors can provide capabilities during power outages.
2. These inverters provide switch combination redundancy for balancing different voltage levels.
3. Like DC-MLI with more levels, harmonic content is low enough to avoid need for filters.
4. Both real & reactive power flow can be controlled.

Disadv



1. Excessive storage caps required for higher level inverters. Hard to package bulky caps & expensive.
2. The inverter control can be very complicated & switching freq. & switching losses are high for real power transmission.

CASCADA MLI:-


SUM of H-bridge (2 ϕ , full bridge) inverter units.

\Downarrow
generalization for this MLI is to synthesize desired voltage from several separate dc-sources which may be batteries, fuel cells, solar cells.

\rightarrow does not require voltage-clamping diodes or voltage-balancing capacitors.



circuit diagram.



(a) HP waveform of 9-level phase voltage.


→ All individual s/p's are summed

$$V_{an} = v_1 + v_2 + v_3 + v_4$$

Each inverter level can generate 3-different voltage d/p's,

$$\rightarrow +V_{dc}, 0, -V_{dc}$$

4-switches S_1, S_2, S_3 & S_4 .



(b) 9-level waveform of a-level phase voltage.

→ All individual o/p's are summed

$$V_{an} = V_{a1} + V_{a2} + V_{a3} + V_{a4}$$

Each inverter level can generate 3-different voltage o/p's,

$$\rightarrow +V_{dc}, 0, -V_{dc}$$

4-switches S_1, S_2, S_3 & S_4 .

- * Turning on S_1 & $S_4 \Rightarrow V_{out} = +V_{dc}$
- * Turning on S_2 & $S_3 \Rightarrow V_{out} = -V_{dc}$
- * Turning off all switches $\Rightarrow V_{out} = 0$

Each level ac-o/p voltage is same way obtained.

N_s = no. of dc sources

o/p - phase voltage level $\Rightarrow m = N_s + 1$

→ For a 5-level cascaded inverter, needs 4-SDCs & 4-full bridge

o/p voltage of inverter is almost sine & has THD less than 5%

↓
Each H-bridge switching only at fundamental freq.


→ phase current i_a is sinusoidal and leads or lags phase voltage V_{an} by 90°

∴ avg. charge to each ac-cap is zero over one-cycle. so all SDCS-caps can be balanced (voltagely).


→ Each H-bridge generates quast-square wave of an H-bridge

→ Each switching device conducts for 180° ($\frac{1}{2}$ -cycle)

↓
All switching device current stress equal.



G_{aip} G_{ain}



G_{aip} , G_{ain} is 1 if upper switch is on
 & 0 if lower switch is on.
 (b) switching time.

Features of cascaded inverter:-

- 1) For real power conversion ac to dc and then dc to ac, the cascaded inverter need separate dc-sources. The structure of separate dc-source is well suited for various renewable energy sources such as fuel cell, photovoltaic and bio mass.

- 2) connecting dc-source b/w 2-converter in back-to-back fashion is not possible because a short ckt is introduced if 2-converters are not switching synchronously.

adv:-

- Compared to diode-clamped & flying capacitor inv, it requires least no. of components to achieve same no. of voltage levels
- Optimized circuit layout & packaging are possible because each level has the same structure & no extra clamping diode / voltage-balancing caps.
- Soft-switching techniques can be used to reduce switching losses & device stress.


dis-adv:-

- It needs separate dc sources for each power conversions, thereby limiting its applications.

a) Finding switching angles to eliminate specific harmonics

Phase voltage waveform for cascaded inverter for $m=6$ (including 0-level) is given

- Find generalized Fourier series of phase voltage.
- Find switching angles to eliminate 5th, 7th, 11th & 13th harmonics if peak fundamental phase voltage is 80% of its max value.
- Find fundamental component B_1 , THD, & distortion factor (DF).



m-level cascaded inverter
(including 0-level)

Ans) a. $V_{an} = V_{a1} + V_{a2} + V_{a3} + \dots + V_{a(m-2)}$ ← o/p voltage.

due to quarter-wave symmetry along n-axis
a₀ & a_n are zero.

$$b_n = \frac{AV_{dc}}{\pi} \left[\int_{d_1}^{\pi/2} \sin(n\omega t) d(\omega t) + \int_{d_2}^{\pi/2} \sin(n\omega t) d(\omega t) + \dots + \int_{d_{m-1}}^{\pi/2} \sin(n\omega t) d(\omega t) \right]$$

$$= \frac{AV_{dc}}{n\pi} \sum_{j=1}^{m-1} \cos(nd_j)$$

$$V_{an}(\omega t) = \frac{AV_{dc}}{n\pi} \left[\sum_{j=1}^{m-1} \cos(nd_j) \right] \sin(n\omega t)$$

b. If peak o/p phase voltage $V_{an(peak)}$ must equal carrier phase voltage,

$$V_{cr(peak)} = (m-1)V_{dc}$$

M = modulation index = $\frac{V_{cr(peak)}}{V_{an(peak)}} = \frac{V_{cr(peak)}}{(m-1)V_{dc}}$

conduction angles d_1, d_2, \dots, d_{m-1} can be chosen to minimize THD of phase voltage.

Given $m = 0.8$

(peak fundamental voltage is 80% of max. value).

we need to eliminate 5^{th} , 7^{th} , 11^{th} & 13^{th} harmonics

Four eqns

$$\cos(5d_1) + \cos(5d_2) + \cos(5d_3) + \cos(5d_4) + \cos(5d_5) = 0$$

$$\cos(7d_1) + \cos(7d_2) + \dots + \cos(7d_5) = 0$$

$$\cos(11d_1) + \cos(11d_2) + \dots + \cos(11d_5) = 0$$

$$\cos(13d_1) + \cos(13d_2) + \dots + \cos(13d_5) = 0$$

$$\cos(d_1) + \cos(d_2) + \cos(d_3) + \cos(d_4) + \cos(d_5) = (m-1)M$$

$$= 5 \times 0.8 = 4$$

By solving by Newton-Raphson method we get

$$d_1 = 6.57^\circ, d_2 = 18.94^\circ, d_3 = 27.18^\circ$$

$$d_4 = 45.15^\circ \text{ \& } d_5 = 62.26^\circ$$

$$C.B_1 = 5.093\%, \quad T.I.D = 5.078\%, \quad \& \quad D.F = 0.08\%$$

MLI-applications:-

\therefore utility systems for controlled source of reactive power.

\rightarrow In steady-state opⁿ, an inverter can produce controlled reactive current & act as static var-amper. reactive (VAr) compensator (STATCON)

→ These inverters can reduce physical size of compensator.

→ High-voltage inverter makes possible direct connection to high-voltage (e.g. 13 kV) distribution system, eliminating distribution T/F and reducing system cost.

→ Harmonic content of inverter can be reduced with control techniques & η can be improved.

Most common applications are

(1) reactive power compensation


(2) back-to-back intertie

(3) variable speed drives.

Reactive power compensation:-

→ Inverter converts dc voltage to an ac voltage with 180° phase shift (AC-AC converter).
a controlled rectifier.

→ with purely capacitive load. the inverter operating as a dc-ac converter can draw reactive power from ac-supply.



MLI - connected to a power system for reactive power compensation

Load side \rightarrow connected to AC-supply

dc side \rightarrow open (not connected to any dc-vol (dc))

For control of reactive power flow, the inverter gate control is phase shifted by 180° & dc-side capacitors act as load

\rightarrow When MLI draws purely reactive power phase voltage & current are 90° apart capacitor charge & discharge can be balanced.

\downarrow
Static-Var generator (SVG)

All 3-types MLI can be used for reactive power

compensation without having high voltage unbalance problem



→ when MLI draws pure reactive power.

V_s (supply voltage vector), V_c (converter voltage)

$$V_s = V_c + j \cdot I_c \cdot X_s$$

$I_c \rightarrow$ converter current
re (top).

$X_s \rightarrow$ reactance of inductor




Polarity & magnitude of reactive current is controlled by magnitude of

V_c (converter voltage) \rightarrow f^h of dc-bus voltage & voltage modulation index.

$$B_n = \frac{AV_{dc}}{n\pi} \left[\sum_{j=1}^{m-1} \cos(n d_j) \right]$$

$$V_{an}(\omega t) = \frac{AV_{dc}}{n\pi} \left[\sum_{j=1}^{m-1} \cos(n d_j) \right] \sin(n\omega t)$$

Back-to-Back intertie:



ca) Back to Back intertie with 2-DCMLI

LH-side converter \rightarrow rectifier for utility

RH-side converter \rightarrow inverter to supply AC load

\therefore Each switch remains on once per fundamental cycle.

\downarrow
voltage across each-cap remains balanced

& unbalanced capacitor voltages on each side tend to compensate each other.

\downarrow
such DC-cap link is back to back i.e. it maintains stair case voltage.

\rightarrow connects 2-asynchronous systems can be regarded as

- (1) frequency changer
- (2) phase shifter
- (3) power flow controller

\downarrow
bidirectionally controlled.

I_{source} can be leading or lagging or in phase w.r.t V_{source} .

$V_{converter}$ → phase shifted from V_{source} with power angle δ

If V_{source} is constant, then current or power flow can be controlled by $V_{converter}$

for $S=0 \rightarrow I_{source}$ is either 90° leading or lagging. only reactive power is generated.


Adjustable Speed Drive (ASD) :-

Back-to-back interface applied to utility compatible ASD.


↓
i/p = const. freq. A.C source from utility
o/p = variable freq. - A.C load.

Ideally we need → unity pf


↳ negligible harmonics
↳ NO EMI.
↳ high η .



(a) Leading p.f



(b) unity p.f




(c) Lagging p.f


Also needs to operate at different freq, the dc-link capacitor needs to be well sized to avoid a large voltage swing under dynamic conditions.

DC-Link capacitor voltage balancing:-

$$\rightarrow I_{l(avs)} = \frac{1}{2\pi} \int_{\alpha_2}^{\pi-\alpha_2} i_o(\omega t) d(\omega t) = \frac{1}{2\pi} \int_{\alpha_2}^{\pi-\alpha_2} I_m \sin(\omega t - \phi) d(\omega t)$$



(a) 2-level half-bridge inverter.



(b) Distribution of load current

$$I_{l(avs)} = \frac{I_m}{\pi} \cos \phi \cdot (\cos \alpha_2)$$

$$i_o = I_m \sin(\omega t - \phi)$$

Voltage balancing of capacitors acting as energy tank is important for MLT to work satisfactorily.

$$I_{2avg} = \frac{1}{2\pi} \int_{d_1}^{d_2} i_o d(\omega t) = \frac{1}{2\pi} \int_{d_1}^{d_2} I_m \sin(\omega t - \phi) d(\omega t)$$

$$= \frac{I_m}{\pi} \cos \phi [\cos d_1 - \cos d_2]$$

$$I_{3avg} = 0, \quad I_{4avg} = -I_{2avg}, \quad \& \quad I_{5avg} = -I_{1avg}$$

By symmetry

each capacitor voltage should be regulated so that each capacitor supply avg. current per cycle as follows:

$$I_{C1avg} = I_{1avg} = \frac{I_m}{\pi} \cos \phi \cos d_2$$

$$I_{C2avg} = I_{1avg} + I_{2avg} = \frac{I_m}{\pi} \cos \phi \cos d_1$$

$$I_{C1avg} < I_{C2avg} \rightarrow \text{for } d_1 < d_2$$

This results in capacitor charge unbalancing. & more charge flows from inner capacitor C_2 or C_3 than that of outer capacitor C_1 (or C_4) thus each cap voltage should be regulated to supply the appropriate amount of avg. current, otherwise its voltage V_{C2} or V_{C3} goes to gnd level as time goes.

$$I_{Cn(avg)} = \frac{I_m}{\pi} \cos \phi \cos d_n$$

$$\frac{\cos d_2}{\cos d_1} = \frac{I_{c2 \text{ avg}}}{I_{c1 \text{ avg}}}$$

$$\frac{\cos d_n}{\cos d_{n-1}} = \frac{I_{cn \text{ avg}}}{I_{cn-1 \text{ avg}}}$$

capacitor charge unbalancing exists regardless of load condition & it depends on control strategy such as d_1, d_2, \dots, d_n . Applying control strategy that forces energy transfer from outer caps to inner caps can solve unbalancing problem.

Features of MLI:-

→ MLI eliminates need for step-up T/F & reduce harmonics. ~~or~~ 0/1/1-

→ mltc speciality is that dc bus voltage can be req. beyond the voltage rating of individual power device by use of voltage-clamping nlwby diodes.

A. MLI structure with more than 3-levels can reduce harmonic content.

By use of voltage-clamping, the system

kV-rating can be extended beyond limits of individual device.

↓

It scales up kVA-rating & reduces harmonic, \uparrow efficiency without need of PWM-techniques.

90, ...

1. o/p voltage & power \uparrow w/ no. of levels. Adding a voltage level involves adding a main switching device to each phase.

2. Harmonic content \downarrow as no. of levels \uparrow and filtering need \downarrow .

3. With additional voltage levels, the voltage waveform has more free-switching angles, which can be preselected for harmonic elimination.

4. In absence of any PWM techniques, the switching losses can be avoided. Increasing o/p-voltage and power does not require an increase in rating of individual device.

5. static & dynamic voltage sharing among switching devices is built into structure through either clamping diodes or capacitors.


6. switching devices do not encounter voltage sharing so they can be used for large motor drive & utility grid.

7. Fundamental o/p voltage of inverter is set by dc-link voltage V_{dc} which can be controlled through variable dc-link.


Comparison of Component requirements
per leg of 3-MLI converter

Converter Type	Diode clamp	Flying capacitor	Cascaded inverter
1. main switching devices	$(m-1) \times 2$	$(m-1) \times 2$	$(m-1) \times 2$
2. main diodes	$(m-1) \times 2$	$(m-1) \times 2$	$(m-1) \times 2$
3. clamping diodes	$(m-1) \times (m-2)$	0	0
4. DC-link capacitors	$(m-1)$	$(m-1)$	$\frac{(m-1)}{2}$
5. balancing capacitors	0	$(m-1) \times \frac{(m-2)}{2}$	0

switching device currents:-



5-level inverter circuit



current
waveform

Take 2-level half bridge inverter
 V_0, I_0 rms load voltage & current.

→ Assuming load inductor is sufficiently large & capacitor maintain their voltages so o/p is sinusoidal

$$i_0 = I_m \sin(\omega t - \phi)$$

↳ peak value
of load current

↳ load impedance angle.

$sf_n \rightarrow$ switching f_n .

$$i_n = sf_n i_0 \text{ for } n = 1, 2, \dots, m$$

inner switches s_1 & s_4 carry more current than most outer switches s_2 & s_3 .

$$i_0^2(\text{rms}) = \sum_n^m I_n^2(\text{rms})$$

$$I_n(\text{rms}) = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} sf_n i_0^2 d(\omega t)} \quad n = 1, 2, \dots, m$$

$$i_1^2(\text{rms}) = i_{s1}^2(\text{rms}) \quad \& \quad i_2^2(\text{rms}) = i_4^2(\text{rms})$$