


Multilevel inverters:-


- * VSI -inverters(2-level inverters) produce O/P with $0 \text{ cos}(\omega t) \pm V_{DC}$ \Rightarrow 2-levels.
- \rightarrow For minimum ripple content we require
 - ① High switching freq.
 - ② Various PWM-strategies.
- \therefore But for high power, high voltage applications 2-level inverters have some limitation.
 - \rightarrow They have high switching losses
 - \rightarrow constraint on device ratings.
- i. In multilevel inverters the device voltage stress is controlled i.e. we can increase no. of voltage levels in inverter without requiring higher ratings on individual devices.
 \rightarrow So low harmonics as no. of levels \uparrow O/P harmonics \downarrow

$$THD = \sqrt{\frac{1}{g^2} - 1}$$

Multilevel concept:-



(a) 3 phase multilevel power processing system



(b) Schematic of single pole of multilevel inverter by a switch.

→ above are general topology of multilevel nodes can be connected to load.


Each cap. voltage = E_m (say mV)

$$\left(\begin{array}{c} P_m \\ V_d \\ m \end{array} \right)$$

n : no. of levels

L : no. of nodes to which
inverter is connected

In m -level inverters, need $(m-1)$ capacitors



A pole in MLI \Rightarrow V_{pk}

if P dc voltages $\Rightarrow v_1, v_2, \dots$ \Rightarrow single-pole, multiple-phase switching.

If P dc currents $\Rightarrow i_1, i_2, \dots$

$v_a, v_b, v_c \Rightarrow$ rms value line-voltages

$i_a, i_b, i_c \Rightarrow$ rms line load currents.

By connecting voltage level to any node we can access the

\Rightarrow the actual breadth of switch requires
bidirectional switching devices of each node.
no. of poles of all must naps

(1) less switching devices as far as possible

(2) capable of withstanding very high ifp
voltage for high-power applications


(3) have low switching freq. for each switching device

$$E_m = \frac{V_{dc}}{m-1}$$

$m = \text{no. of levels}$

↳ no. of nodes to which inverter is accessible.

∴ m -level inverters needs $(m-1)$ capacitors.



A pole in MLI \Rightarrow single-pole, multiple-throw switch.
I/P d.c voltages $\Rightarrow V_1, V_2, \dots$
I/P d.c currents $\Rightarrow I_1, I_2, \dots$

$V_a, V_b, V_c \Rightarrow$ rms value line-voltages
 $I_a, I_b, I_c \Rightarrow$ rms line load currents.

By connecting voltage level to any node we can access to

→ The actual realization of switch requires bidirectional switching devices of each node.
Topology of MLI must have

(1) less switching devices as far as possible.

(2) capable of withstanding very high i/p voltage for high-power applications

(3) have lower switching freq. for each switching device.

Types of MLI:-

→ The general structure of MLI is to get near sinusoidal voltage from several levels of DC-voltages.

↓
obtained by capacitor voltage source
No. of voltage levels \Rightarrow No. of steps O/P use
Staircase waveform.

↓
reduces THD at O/P wave approaching zero as m increase

$$\text{O/P V- at +ve-half cycle} = V_{ao} = \sum_{n=1}^m E_n S F_n$$

$S F_n$ = switching or control fn of nth node

Generally E_1, E_2, \dots, E_m (capacitor terminal voltages) are all same E_m .

V_{ao} (peak) = $(m-1)E_m = V_{dc} \rightarrow$ peak O/P voltage
→ To generate +ve & -ve values, there is another switch for -ve voltage.

$V_{ob} \Rightarrow -ve$ half

$$V_{ab} = V_{ao} + V_{ob} = V_{ao} - V_{bo}$$

- 1) Diode-clamped MLI \rightarrow diodes for clamping voltage.
- 2) Flying capacitor MLI \rightarrow capacitor for clamping
- 3) Cascade MLI \rightarrow diodes separate H-bridge
 most superior each H-bridge needs
 IP waveform \int separate DC voltage source
 do not require any voltage-clamping diodes or voltage-balancing capacitors.

Diode-clamped MLI:

DC MLI \Rightarrow m-level inverter needs $(m-1)$ capacitors on ac-bus and produce m-levels on phase voltage.

m-level inverter leg $\rightarrow (m-1)$ capacitors



$2(m-1)$ switching devices

$(m-1)(m-2)$ clamping diodes.

$\Rightarrow s_{a_1}, s_{a_2}, s_{a_3}, s_{a_4}, s_{a'_1}, s_{a'_2}, s_{a'_3}, s_{a'_4}$
 $\underbrace{\hspace{100px}}$
 switches

$\rightarrow 4$ -capacitors $\Rightarrow C_1, C_2, C_3, C_4$

$\rightarrow V_{dc}/4 \rightarrow$ ~~each~~ $m=5$ -levels.



principle of opern:-

- consider one leg 5-level inverter
- dc rail 0 is ref pg of o/p. phase voltage.

1. For o/p voltage level $V_{ao} = V_{dc}$
(Turn on upper-hack switches s_0 , through s_{a_4})
2. For an o/p voltage level $V_{ao} = 3V_{dc}/4$
(Turn on 3-upper switches s_0 through s_{a_2} and one lower switch $s_{a_2'}$).
~~Now~~ Now $s_{a_2}, s_{a_3}, s_{a_4}$ alone give $3V_{dc}/4$
but its not stage by itself because:-
 1. as coil need defined return path for load current.
 2. A defined blocking condition for rest of stack so that no single IGBT is asked to block more voltage than it's rated for.
 s_{a_1}' act like to solidify o/p node off & give low-impedance path that keeps node from floating.

\rightarrow What for clamping??



$D_{Q1}, D_{Q2}, \dots \Rightarrow$ diode-clamp

When certain switches are OFF, the
nodes connect intermediate switch
node to correct capacitor EUD.

that clamps the voltage on the node
so no single OFF device is forced to
hold more than $V_{dc}/4$

Exn:

If s_{Q1} is OFF but s_{Q2} is ON
node b/w them would float.
place more than one capacitor's worth
of voltage across s_Q , or s_{Q2} .

clamp diode ensures that floating node is
exactly $V_4 = 3V_{dc}/4$
each switch just say $\sim V_{dc}/4$

b. For


$$V_{10} = V_{dc}/2$$

$\Rightarrow s_{Q3}, s_{Q4} - ON \text{ & } s_{Q1}' \& s_{Q2}' - OFF$

b. $V_{10} = V_{dc}/4 \Rightarrow s_{Q4} - ON$

$s_{Q1}' \& s_{Q2}' - OFF$

e. For $V_{AO} = 0 \Rightarrow s_1' \text{ to } s_4' \rightarrow \text{on}$



1. High-voltage rating for blocking diodes :

→ each switching device requires only $\frac{V_{dc}}{m-1}$ block voltage capacity

→ clamping diode needs different reverse voltage blocking rating

when s_1' through s_4' are turned on
diode D_{11} needs to block 3 capacitor voltage
or $3V_{dc}/4$; diodes D_{12} & D_{21} need to block

Each leg has needs to block $V_{AC/4}$

→ each clamping diode gets uneven distribution.

$$\downarrow V_D = \frac{m-1-k}{m-1} V_{DC}$$

blocking voltages of each diode.

→ If blocking voltage rating of each diode is same as that of switching device.
No. of diode for each phase

$$\text{For } m=5 \quad N_D = (5-1) \times (5-2)$$

$$N_D = (5-1) \times (5-2) = 12$$

so for m is large it becomes impractical as we need so many diodes.

limits no. of levels.

2. unequal switching device rating

N

Si₁ conducts only during $V_{D1} = V_{DC}$

whereas Si₄ conducts over entire

cycle except during $V_{D4} = 0$

Different current ratings for switching devices

$m = \text{no. of levels}$

$k = 1 \text{ to } (m-2)$

$V_{DC} \Rightarrow \text{total dc-link voltage.}$

so upper switches may be oversized & lower switches may be undersized

so $2 \times (m-2)$ upper devices oversize

3. CAPACITOR VOLTAGE UNBALANCE.

voltage levels at capacitor terminals are different, current supplied is also different

→ when operating at unity power factor, the discharging time for inverter operated by charging time for rectifier operated for each capacitor is different.

↓
such capacitor charging profile repeats every half-cycle & result in unbalanced capacitor voltages L/W diff. levels.

∴ The voltage imbalance in MLI is resolved by using approaches such as replacing capacitors by controlled constant dc-voltage source, power voltage regulator or battery.

Adv. Of MLI:-

1. NO. of levels high enough - THD is low
- avoid need for filters

2. Inverter efficiency is high because all devices switched at fundamental freq.


3. simple control method.

disadv. of MLI


1. excessive clamping diodes for high levels
2. difficult to control total power flow of individual converters in MLI.

Improved Diode-clamped MLI

8-switches 8-12 diodes of equal voltage rating



(a) Diode clamped MLI with diodes in series.



(b) Modified Diode-clamped inverter
with distributed clamping diodes.

→ Five level inverter requires

$$m-1 = 4 \text{ caps}$$

$$2(m-1) = 8 \text{ switches}$$

$$(m-1)(m-2) = 12 \text{ clamping diodes}$$

→ modified diode-clamped inverter is
2-level switching cells.

for m-level inverters there are
(m-1) switching cells

$m=5 \rightarrow 4$ cells.

In cell 1 $\rightarrow S_2, S_3$ & S_4 are always on
 $\hookrightarrow S_1$ & S'_1 are switched alternatively
to produce o/p voltage $V_{dc}/4$ &
 $\frac{V_{dc}}{4}$

In cell 2 $\Rightarrow S_3$ & S_4 & S'_1 are always on
 $\hookrightarrow S_2$ & S'_2 are switched alternatively
ON to produce o/p voltage
 $V_{dc}/4$ & 0 ..

In cell 3 $\Rightarrow S_4, S'_1$ & S'_2 are ON always
 $\hookrightarrow S_3$ & S'_3 switched alternatively
to produce o/p voltage
0 & $-V_{dc}/2$.

In cell 4 $\Rightarrow S'_1, S'_2$ & S'_3 are always on
 $\hookrightarrow S_4$ & S'_4 are switched alternatively
to produce $-V_{dc}/4$ & $-V_{dc}/2$.

→ Each switching cell works as normal 2-cell inverter, except each forward / freewheeling path in cell involves $(m-1)$ devices instead of only one.

Ex:-

Cell - 2 =

{ forward path of up-arm
 \uparrow
 $D_1, S_2, S_3 \text{ & } S_4$
freewheeling path of up-arm involves
 $S_1^1 ; D_{12}, D_8, \text{ & } P_2$ connecting
inverter O/P to $V_{dc}/4$ level for
either +ve or -ve current flow.

→ Forward path of down-arm

\uparrow
 $S_1^1, S_2^1, D_{10} \text{ & } D_4$

→ Freewheeling path of down-arm involves

\uparrow
 $D_3, D_7, S_3 \text{ & } S_4$ connecting
inverter O/P to zero level for
either +ve or -ve current flow

- At any moment there must be $(m-1)$ neighboring switches that are on.
- For each two neighbouring switches, the outer switch can only be turned on when inner switch is on.
- For each two neighbouring switches, inner switch can only be turned off when outer switch is off.

Flying Capacitor MLI

- Each phase leg has identical structure.
- Assume each capacitor has same voltage rating, the series connection of capacitors indicates the voltage swell clamping points.
- 3-inner loop balancing caps. (C_{a1}, C_{a2} & C_{a3}) for phase-leg a are independent from those of phase-leg b.
All phase legs show same DC-link capacitors C_1 through C_4 .

→ voltage level for flying capacitors


converter is similar to that of DCM/LZ
m-level converter $\Rightarrow V_{AO}$

line voltage $V_{AB} = (2m-1) \text{ levels}$

DC-bus needs $\Rightarrow (m-1)$ capacitors for m-level conv.

$$N_C = \sum_{j=1}^m (m-j) \rightarrow \text{NO. of capacitors per phase}$$

$$m=5 \Rightarrow N_C = 10.$$



(a) FCMLI w/o-inverter.

opelt?

1. For an O/P $V_{ao} = V_{dc}$ • turn on all upper-half S_1 , to S_4
2. For an O/P $V_{ao} = 3V_{dc}/4$ there are 4-combinations:

a. $V_{ao} = V_{dc} - \frac{V_{dc}}{4}$ • by turn on S_1, S_2, S_3, S_4

(Each individual flying capacitor is regulated around $V_{dc}/4$ (step size)).

thus every each time you travel through a bank (by turning lower device of that cell ON), you introduce one step of $\frac{V_{dc}}{4}$ drop in path from V_s down to node q.

standard for n-level-FC

→ Polarity of F.C is oriented so that when you traverse from top rail V_s through a cell's lower path, the capacitor's stored voltage oppose the bus (i.e., it subtracts a step).

That is why we drop $\frac{V_{dc}}{4}$ per lower device in conduction path & count drops

to get V_{ao}

$$V_{ao} = V_{dc} - n \cdot \frac{V_{dc}}{4} = (4-n) \frac{V_{dc}}{4}$$

b. $V_{ao} = \frac{3V_{dc}}{4} \Rightarrow$ ON $s_{q_2}, s_{q_3}, s_{q_4} \text{ & } s_{q_2}'$

c. $V_{ao} = V_{dc} - \frac{3V_{dc}}{4} + \frac{V_{dc}}{2} \Rightarrow$ ON

$s_{q_2}, s_{q_3}, s_{q_4} \text{ & } s_{q_2}'$

$\Rightarrow V_S$ goes to s_{q_1}' through $e_{q_3} \Rightarrow 3\text{-raps} \text{ & } s_{q_2} \text{ & } s_{q_3}$
gaps b/wn to s_{q_3}, s_{q_4}

so KVL $\Rightarrow V_{ao} = V_{dc} - 3 \times (V_{C_{q_3}}) + 2 \times V_{C_{q_2}}$

$$V_{C_{q_3}} = V_{C_{q_2}} = \frac{V_{dc}}{4}$$

d. $V_{ao} = V_{dc} - \frac{V_{dc}}{2} + \frac{V_{dc}}{4} \Rightarrow$ ON $\Rightarrow s_{q_1}, s_{q_2}, s_{q_4} \text{ & } s_{q_3}'$

NOTE: UP to down for F.C \Rightarrow subtract voltage
traversing

down to up for F.C \Rightarrow add + voltage
traversing

$$V_{ao} = V_{dc} - 2 \times (V_{C_{q_2}}) + 1 \times V_{C_{q_1}} = V_{dc} - 2 \times \frac{V_{dc}}{4} + \frac{V_{dc}}{4}$$
$$= V_{dc} - \frac{V_{dc}}{2} + \frac{V_{dc}}{4}$$

3. For $N_{q_1} = \frac{V_{dc}}{2} \Rightarrow$ r-combination.

a. $V_{ao} = V_{dc} - \frac{V_{dc}}{2} \Rightarrow s_{q_1}, s_{q_2}, s_{q_3} \text{ & } s_{q_4}'$

b. $V_{ao} = \frac{V_{dc}}{2} \Rightarrow$ ON $s_{q_3}, s_{q_4}, s_{q_1} \text{ & } s_{q_2}'$

NOTE:-

THE FC-CAPS get $\frac{V_{dc}}{4}$ supposed drop
bcuse we need to configurations to do so

1) stand-up precharge: you use controlled sequencing
through switches to connect a
given bank briefly to appropriate
dc-link node(s), or you use auxiliary
pre-charge path (register or small controller).

This brings $C_{a1} \approx \frac{V_{dc}}{4}$, the C_{a2} series
pair $\approx \frac{V_{dc}}{2}$ & C_{a3} to $\approx \frac{V_{dc}}{3}$
before normal normal pwm begins.

2) balancing during opern: duty cycle,
flying caps naturally charge or
discharge depending on load current
direction & which redundant state
you pick at a given O/P-level.

→ phgo-shifted carrier pwm already
provides natural balancing.

$$C \cdot V_{ao} = V_{dc} - 3\frac{V_{dc}}{4} + \frac{V_{dc}}{2} - \frac{V_{dc}}{4}$$

ON S_{a1}, S_{a3}, S_{a2}' & S_{a4}'

$$V_{Q0} = V_{dc} - 3 \times V_{qa_3} + 2 \times V_{qa_2} - V_{qa_1}$$

2. $V_{Q0} = V_{dc} - 3 \frac{V_{dc}}{4} + V_{dc} \Rightarrow ON \quad sq_1, sq_4, sq_2$

c. $V_{Q0} = 3 \frac{V_{dc}}{4} - \frac{V_{dc}}{2} + \frac{V_{dc}}{4} \Rightarrow ON \quad sq_3^1$

d. $V_{Q0} = 3 \frac{V_{dc}}{4} - \frac{V_{dc}}{4} \Rightarrow ON \quad sq_2, sq_4, sq_3^1$

e. $V_{Q0} = \frac{V_{dc}}{4} \Rightarrow 4\text{-combination}$

f. $V_{Q0} = V_{dc} - 3 \frac{V_{dc}}{4} \Rightarrow ON \quad sq_1, sq_4^1, sq_3^1 \text{ & } sq_2^1$

g. $V_{Q0} = \frac{V_{dc}}{4} \Rightarrow ON \quad sq_4, sq_1^1, sq_2^1 \text{ & } sq_3^1$

h. $V_{Q0} = \frac{V_{dc}}{2} - \frac{V_{dc}}{4} \Rightarrow ON \quad sq_3, sq_1^1, sq_2^1 \text{ & } sq_4^1$

i. $V_{Q0} = 3 \frac{V_{dc}}{4} - \frac{V_{dc}}{2} \Rightarrow ON \quad sq_2, sq_1^1, sq_3^1 \text{ & } sq_4^1$

j. $V_{Q0} = 0 \Rightarrow ON \text{ all lower switches } sq_1^1 \text{ to } sq_4^1$

V_{AO}	s_1	s_2	s_3	s_4	s_4'	s_3'	s_2'	s_1'
$V_5 = V_{DC}$	1	1	1	1	0	0	0	0
$V_4 = \frac{3V_{DC}}{4}$	1	1	1	0	1	0	0	0
$V_3 = \frac{V_{DC}}{2}$	1	1	0	0	1	1	0	0
$V_2 = \frac{V_{DC}}{4}$	1	0	0	0	1	1	1	0
$V_1 = 0$	0	0	0	0	1	1	1	1

Features FCL-MLI:-

1. Large No. of caps: The inverter requires a large no. of storage capacitors. Assuming that the voltage rating of each caps is same as that of switching device. m-level convertor requires a total of $\frac{(m-1)(m-2)}{2}$ auxiliary caps per phase leg in addition to $(m-1)$ dc bus caps.
- For m-level diode-clamp inverter only requires $(m-1)$ caps of same voltage rating. ($m=5, N_c = 4 \times \frac{3}{2} + 4 = 10$) compared to $N_c = 4$ for diode clamped).

2. Balancing capacitor voltages: unlike DCMLT, FCM-LI has redundancy at its inner voltage levels.
- ⇒ A voltage level is redundant if two or more valid switch combinations can synthesize it. The availability of voltage redundancies allows controlling individual cap-voltages. In producing some O/P voltage, the inverter can involve different combinations of capacitors, allowing preferential charging or discharging individual caps.

↓
Flexibility allows to manipulate cap-voltages & keep them proper values.

→ For mid-level voltages (i.e. $\frac{3V_{dc}}{4}$, $\frac{V_{dc}}{2}$ & $\frac{V_{dc}}{4}$) we ~~can~~ can employ various switching combinations in one or several O/P-cycles to balance charging & discharging of capacitors. Thus, by proper selection of switch combination, it becomes very complicated. But real power conversions is possible but switching freq. needs to be higher than fundamental freq.

adv of FC-MLI

1. Large amounts of storage capacitors can provide capabilities during power outages.
2. These inverters provide switch combinations redundancy for balancing different voltage levels.
3. LITE DC-MLI with more levels, harmonic content is low enough to avoid need for filters.
4. Both real & reactive power flow can be controlled.

disadv



1. Excessive storage caps required for higher level inverters. Hard to package bulky caps & expensive.
2. The inverter control can be very complicated & switching freq. & switching losses are high for real power transmission.

Cascade MLI:


series of H-bridge (2ϕ , full bridge) inverter units.

↓

function of this MLI is to synthesize desired voltage from several separate dc-sources which may be batteries, fuel cells, solar cells. It does not require voltage-clamping diodes or voltage-balancing capacitors.



circuit diagram.



(b) MP waveform of a-level phase voltage.


→ All individual s/n's are summed

$$V_{an} = V_{a1} + V_{a2} + V_{a3} + V_{a4}$$

Each inverter level can generate 3 different voltage levels,

↳ $+V_{dc}$, 0, $-V_{dc}$

A-switches S_1, S_2, S_3 & S_4 .



(b) O/P waveform of a-level phase voltage.

→ All individual o/p's are summed

$$v_{an} = v_{q1} + v_{q2} + v_{q3} + v_{q4}$$

Each inverted level can generate 3 different voltage o/p's.

↳ $+V_{dc}$, 0, $-V_{dc}$

A-switches S_1, S_2, S_3 & S_4 .

- * Turning on S_1 & $S_4 \Rightarrow V_{AB} = +V_{DC}$
- * Turning on S_2 & $S_3 \Rightarrow V_{AB} = -V_{DC}$
- * Turning off all switches $\Rightarrow V_{AB} = 0$

Each level ac-olp voltage is same way obtained.

$$N_s = \text{No. of dc sources}$$

$$\text{O/P-phase voltage level} \Rightarrow m = N_s + 1$$

→ For a s -level cascaded inverter,
needs $s-2$ DCs & 4 -full bridge
O/P voltage of inverter is almost sine &
has THD less than 5% .

↓
Each H-bridge switching only at fundamental freq.

→ Phase current i_a is sinusoidal and
leads or lags phase voltage V_{AB} by 90° .



∴ avg. charge to each ac-cap is zero
over one-cycle. so all SDPS-caps can
be balanced (voltage).

→ Each H-bridge generates quasi-square wave

of an H-bridge

→ Each switching device conducts for $180(\frac{1}{2}\text{-cycle})$

All switching device current stress equal.



G_{aiP} , G_{ain} is 1 if upper switch is on
& 0 if lower switch is on.
(b) switching time.

Features of cascaded-inverter:-

- 1) For real power conversion ac to dc and then dc to ac, the cascaded inverter needs separate dc-sources. The structure of separate dc-sources is well suited for various renewable energy sources such as fuel cell, photovoltaic and bio-mass.

2) connecting dc-source &/or z-converters in back-to-back fashion is not possible because a short circuit is introduced if z-converters are not switching synchronously.

adv:-

- compared to diode-clamped & flying capacitor inv., it requires least no. of components to achieve same no. of voltage levels
- optimized circuit layout & packaging are possible because each level has the same structure & no extra clamping diody / voltage-balancing caps.
- soft-switching techniques can be used to reduce switching losses & device stress.


dis-adv:-

- It needs separate dc sources for each power converters, thereby limiting its applications.

(Q) FINDING SWITCHING ANGLES TO ELIMINATE SPECIFIC HARMONICS

Phase voltage waveform for cascaded inverter for $m=6$ (including 0-level) is given

- Find generalized Fourier series of phase voltage.
- Find switching angles to eliminate 5th, 7th, 11th & 13th harmonics if peak fundamental phase voltage is 80% of its man-value.
- Find fundamental component B_1 , THD, & distortion factor (DF).



m-level cascaded inverter
(including o/p ref) ←
o/p voltage.

a. $V_{an} = V_{a_1} + V_{a_2} + V_{a_3} + \dots + V_{a_{m-1}}$

Due to quarter-wave symmetry along m-ovls
so a_n are zero.

$$b_n = \frac{4V_{dc}}{\pi} \left[\int_{d_1}^{\pi/2} \sin(n\omega t) d(\omega t) + \int_{d_2}^{\pi/2} \sin(n\omega t) d(\omega t) + \dots + \int_{d_{m-1}}^{\pi/2} \sin(n\omega t) d(\omega t) \right]$$

$$= \frac{4V_{dc}}{n\pi} \sum_{j=1}^{m-1} \cos(nd_j)$$

$$V_{an(\text{avg})} = \frac{4V_{dc}}{n\pi} \left[\sum_{j=1}^{m-1} \cos(nd_j) \right] \sin(n\omega_a)$$

b. If peak o/p phase voltage $V_{an(\text{peak})}$
must equal carrier phase voltage,

$$V_{cr(\text{peak})} = (m-1)V_{dc}$$

$$\text{Modulation index: } M = \frac{V_{cr(\text{peak})}}{V_{an(\text{peak})}} \leftarrow \frac{V_{cr(\text{peak})}}{(m-1)V_{dc}}$$

conduction angles

chosen to minimize THD of phase voltage.

Given $m = 8$

(peak fundamental voltage is 8th of max-value).

we need to eliminate 5th, 7th, 11th & 13th harmonics.

Four sets

$$\cos(5d_1) + \cos(5d_2) + \cos(5d_3) + \cos(5d_4) + \cos(5d_5) = 0$$

$$\cos(7d_1) + \cos(7d_2) + \dots + \cos(7d_5) = 0$$

$$\cos(11d_1) + \cos(11d_2) + \dots + \cos(11d_5) = 0$$

$$\cos(13d_1) + \cos(13d_2) + \dots + \cos(13d_5) = 0$$

$$\cos(d_1) + \cos(d_2) + \cos(d_3) + \cos(d_4) + \cos(d_5) = (m-1)M$$

By solving by Newton-Raphson method we get $= 5 \times 0.88 \approx 4$

$$d_1 = 6.57^\circ, d_2 = 18.94^\circ, d_3 = 27.18^\circ$$

$$d_4 = 45.15^\circ, d_5 = 62.21^\circ$$

$$C \cdot B_1 = 5.093 \text{ y}, T^{14D} = 5.078 \text{ y}, \text{ & } DF \approx 0.087$$

MLI-applications:-


i. utility systems for controlled sources of reactive power.

→ In steady-state operⁿ, an inverter can produce controlled reactive current & act as static var-ampere reactive voltage (VAr) compensator (STATCOM)

- Thus inverters can reduce physical size of compensator.
 - High-voltage inverter makes possible direct connection to high-voltage (e.g. 132 kV) distribution system, eliminating distribution T/F and reducing system cost.
 - Harmonic content of inverter can be reduced with control methods & I.Y. can be improved.
- most common applications are
- (1) reactive power compensation
 - (2) back-to-back intertie
 - (3) variable speed drives.

Reactive power compensation:-

- Inverter converts dc voltage to an ac voltage with 180° phase shift (DC-AC converter). a controlled rectifier.
- with purely capacitive load - the inverter operating as a DC-AC converter can draw reactive current from ac-supply.



MLI - connected to a power system for reactive power compensation

Load side \rightarrow connected to a p-supply

dc side \rightarrow open (not connected to any device)

For control of reactive power flow, the inverse dc-side capacitors act as load.

gate control is phase shifted by 180° .

\rightarrow when MLI draws purely reactive power phase voltage & current are 90° . a per capacitor charge & discharge can be balanced.

↓
static-VAR generator (SVG)

All 3-types MLI can be used for reactive power

compensation without having high voltage unbalance prob/PM



→ when MLI draws pure reactive power.

V_S (source voltage vector), v_C (converter voltage)

$$V_S = V_C + j \cdot I_C \cdot X_S$$

I_C → converter current
 v_C (fog).

X_S → reactance of inductor




Polarity & magnitude of reactive current is controlled by magnitude of

$$V_C \text{ (converter voltage)} \rightarrow$$

fⁿ of DC-bus voltage
 & voltage modulation index.

$$\left\{ \begin{array}{l} B_n = \frac{4V_{dc}}{n\pi} \left[\sum_{j=1}^{m-1} \cos(njd_j) \right] \\ V_{an}(wt) = \frac{4V_{dc}}{n\pi} \left[\sum_{j=1}^{m-1} \cos(njd_j) \right] \sin(nwt) \end{array} \right.$$

Back-to-Back intertie:



(a) Back to Back intertie with

L H-size converter \rightarrow rectifier for utility

R H-size converter \rightarrow inverter to supply AC load

\therefore Each switch remains on once per fundamental cycle.

\downarrow
Voltage across each-cap remains balanced

& unbalanced capacitor voltages on each side tend to compensate each other.

\downarrow
such ac-cap link is back to back tie if maintains staircase voltage.

\rightarrow connects 2-asynchronous systems can be regard as

(1) frequency changer

(2) phase shifter

(3) power flow controller

\uparrow
bidirectionally controlled

$I_{source} \rightarrow$ can be leading or lagging or in phase w.r.t V_{source} .

$V_{converter} \rightarrow$ phase shifted from V_{source} with power angle $\theta - \delta$

If V_{source} is constant, then current or power flow can be controlled by $V_{converter}$

for $S=0 \rightarrow I_{source}$ is either 90° leading or lagging. Only reactive power is generated.


Adjustable Speed Drive:-

Back-to-back interface applied to utility compatible ASD.


\downarrow
 $i/p = \text{const. for q. A.C source from utility}$
 $O/p = \text{variable for q. A.C load.}$

Ideally we need \rightarrow unity pf


- \hookrightarrow negligible harmonics
- \hookrightarrow no E.M.F.
- \hookrightarrow high pf



(a) Leading
P.F



(b) Unity
P.F




(c) Lagging P.F


ASD needs to operate at different freq, the dc-link capacitor needs to be well sized to avoid a large voltage swing under dynamic conditions.

DC-Link capacitor voltage balancing:-

$$\rightarrow I_{1(\text{avg})} = \frac{1}{2\pi} \int_{q_2}^{\pi - q_2} i_{d(\text{out})} dt = \frac{1}{2\pi} \int_{q_2}^{\pi - q_2} I_m \sin(\omega t - \phi) dt$$



(a) Three level half-bridge inverter



(b) Distribution of load current

$$I_{1(\text{avg})} = \frac{I_m}{\pi} \cos\phi \cdot (\cos\alpha_2)$$

$$i_0 = I_m \sin(\omega t - \phi)$$

Voltage balancing of capacitors is very important as energy tank is important for MI to work satisfactorily.

$$\begin{aligned}
 I_{2\text{avg}} &= \frac{1}{2\pi} \int_{-\pi}^{\pi} i_0 d(\omega t) = \frac{1}{2\pi} \int_{-\pi}^{\pi} I_m \sin(\omega t - \phi) d(\omega t) \\
 &= \frac{I_m}{\pi} \cos\phi [\cos\alpha_1 - \cos\alpha_2] \\
 I_{3\text{avg}} &= 0, \quad I_{4\text{avg}} = -I_{2\text{avg}}, \quad I_{5\text{avg}} = -I_{1\text{avg}}
 \end{aligned}$$

By symmetry

each capacitor voltage should be regulated so that each capacitor supply avg. current per cycle as follows:

$$I_{1\text{avg}} = I_{1\text{avg}} = \frac{I_m}{\pi} \cos\phi \cos\gamma_2$$

$$I_{2\text{avg}} = I_{1\text{avg}} + I_{2\text{avg}} = \frac{I_m}{\pi} \cos\phi \cos\alpha_2$$

$$I_{1\text{avg}} < I_{2\text{avg}} \rightarrow \text{nor } \alpha_1 < \gamma_2$$

This results in capacitor charge unbalancing & more charge flows from inner capacitor C_2 or C_3 than that of outer capacitor (C_1 or C_4) thus each cap voltage should be regulated to supply the appropriate amount of avg. current, otherwise its voltage V_{C2} or V_{C3} goes to gnd level as time goes.

$$I_{n\text{avg}} = \frac{I_m}{\pi} \cos\phi \cos\alpha_n$$

$$\frac{\cos d_2}{\cos d_1} = \frac{I_{c2, \text{avg}}}{I_{c1, \text{avg}}}$$

$$\frac{\cos h_n}{\cos h_{n-1}} = \frac{I_{ch, \text{avg}}}{I_{cn-1, \text{avg}}}$$

capacitor charge unbalancing exists regardless of load condition & it depends on control strategy such as d_1, d_2, \dots, d_n . Applying control strategy that forces energy transfer from outer caps to inner caps can solve unbalancing problem.

Features of MLI:-

→ MLI eliminates need for step-up T/E & reduce harmonics. or -

→ one specificity is that dc bus voltage can be increased beyond the voltage rating of individual power device by use of voltage-clamping diode.

A. MLI structure with more than 3-levels can reduce harmonic content. By use of voltage-clamping, the system

KV-rating can be extended beyond limits of individual device.

↳

It saves up KVA-rating & reducing harmonic, res efficiency without need of PWM-technique.
so, . . .

1. o/p voltage & power rise with no. of levels. Adding a voltage level involves adding a main switching device to each phase.

2. Harmonic content goes down as no of levels rise and filtering need goes.

3. With additional voltage levels, the voltage waveform has more free-switching angles, which can be preselected for harmonic elimination.


4. In absence of any PWM techniques, the switching losses can be avoided. Increasing o/p-voltage and power does not require an increase in rating of individual device.

5. static & dynamic voltage sharing among switching devices is built into structures through either clamping diodes or capacitors.
6. switching devices do not encounter voltage sharing so they can be used for large motor drives & utility grid.
7. fundamental output voltage of inverter is set by dc-link voltage V_{dc} which can be controlled through variable dc-link.


Comparison of Component Requirements

In leg of 3-MLZ converter			
Converter Type	Diode clamp	Flying capacitor	Cascaded inverter
1. main switching device	$(m-1)K_2$	$(m-1)K_2$	$(m-1)K_2$
2. main diode	$(m-1)K_2$	$(m-1)K_2$	$(m-1)K_2$
3. clamping diode	$(m-1)K(m-2)$	0	0
4. Dr-bus capacitors	$(m-1)$	$(m-1)$	$\frac{(m-1)}{2}$
5. balancing capacitors	0	$(m-1) \times \frac{(m-2)}{2}$	0

switching derive currents!



5-level inverter circuit



Current
waveform

Take 2-level half bridge inverter

V_o , I_o & Rms load voltage & current.

→ Assuming load inductance is sufficiently large & capacitor maintain their voltage so o/p is sinusoidal

$$i_o = I_m \sin(\omega t - \phi)$$

peak value
of load current

↳ load impedance off.

$S F_n \rightarrow$ switching

$$i_n = S F_n i_o \text{ for } n = 1, 2, \dots, M$$

Inner switches s_1' & s_4' carry more current than most outer switches s_1 & s_4 .

$$I_o^2 (\text{rms}) = \sum_n^M I_n^2 (\text{rms})$$

$$I_n^2 (\text{rms}) = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} S F_n i_o^2 dt} \quad n = 1, 2, \dots, M$$

$$I_1^2 (\text{rms}) = I_{s1}^2 (\text{rms}) \quad \& \quad I_4^2 (\text{rms}) = I_{s4}^2 (\text{rms})$$