SPI Slave with Single Port RAM project

Abdelrhman ahmed kafsheen NAND Ninjas group

August 2025

1 Introduction

This document presents the Verilog implementation of an SPI (Serial Peripheral Interface) memory interface system, designed for a digital design project targeting a Spartan-6 FPGA. The system includes four modules: an SPI Slave module for serial communication, a RAM module for data storage, an SPI Wrapper module that integrates the two, and a testbench for functional verification. A QuestaSim .do file automates the simulation process, with waveform captures illustrating the system's behavior during write and read operations. Vivado synthesis results, including a schematic and timing analysis, demonstrate the design's implementation feasibility. The SPI_Slave module interfaces with an SPI master, supporting write, read address, and read data operations using a five-state finite state machine (FSM). The RAM module provides a 256x8-bit synchronous memory, controlled by the SPI Slave's outputs. The SPI_wrapper module ensures seamless integration, and the testbench_spi module verifies the system by testing write and read operations. The .do file compiles and simulates the system, displaying key signals in the waveform viewer. The waveform captures, followed by Vivado schematic and timing results, confirm the design's functionality and synthesis compatibility.

2 SPI Slave Verilog Code

The following is the Verilog code for the SPI_Slave module, implementing SPI slave functionality with states: IDLE, CHK_CMD, WRITE, READ_ADD, and READ_DATA.

```
module
    SPI_Slave(MOSI,SS_n,clk,rst_n,rx_data,tx_valid,tx_data,MISO,rx_valid);
input MOSI,SS_n,clk,rst_n,tx_valid;
input [7:0] tx_data;
output reg MISO,rx_valid;
output reg [9:0] rx_data;
parameter IDLE=3'b000;
parameter CHK_CMD=3'b001;
parameter WRITE=3'b010;
parameter READ_ADD=3'b011;
parameter READ_DATA=3'b100;
reg ADDRESS_read;
reg[3:0] counter_up;
reg[3:0] counter_down;
```

```
14 reg [9:0] shift_reg_parallel;
15 reg [2:0] cs ,ns;
16 always@(posedge clk) begin
      if("rst_n)
17
       cs <= IDLE;
18
       else
19
       cs<=ns;
20
21 end
22 always@(*) begin
      case(cs)
      IDLE: begin
24
           if(SS n)
25
           ns=IDLE;
           else
27
           ns=CHK_CMD;
28
      end
29
     CHK_CMD : begin
30
      if (SS_n==0 && MOSI==0)
      ns =WRITE;
      else if(SS_n==0 && MOSI==1) begin
           casex(ADDRESS_read)
           1'b0 : ns=READ_ADD;
35
           1 'b1: ns=READ_DATA;
36
           1 'bx: ns=READ_ADD;
           endcase
      end
39
     end
40
     WRITE: begin
41
       if(SS_n==0)
42
       ns=WRITE;
       else begin
           ns=IDLE;
45
       end
46
     end
47
     READ_ADD : begin
48
      ADDRESS_read=1;
49
      if(SS_n==0) begin
      ns=READ_ADD;
      end
52
      else begin
53
           ns=IDLE;
54
      end
     end
     READ_DATA : begin
57
      ADDRESS_read = 0;
58
      if(SS_n==0)
59
60
      ns=READ_DATA;
      else begin
           ns=IDLE;
      end
63
     end
64
```

```
default
                 : ns=IDLE;
       endcase
66
  end
67
  always @(posedge clk) begin
      case(cs)
69
       IDLE: rx_valid <=0;</pre>
70
       CHK_CMD : begin
71
             counter_up <= 0;
             counter_down <=0;
             shift_reg_parallel <=0;
74
             rx_valid <=0;
75
       end
76
       WRITE , READ_ADD : begin
77
            shift_reg_parallel[9-counter_up] <= MOSI;</pre>
            counter_up <= counter_up +1;</pre>
79
            if(counter_up==10) begin
                 counter_up <= 0;
81
                 rx_data <= shift_reg_parallel;
82
                 rx_valid <=1;
83
            end
       end
85
      READ_DATA : begin
86
          MISO <= tx_data [7-counter_down];
87
            counter_down <= counter_down +1;</pre>
88
            if(counter_down==8) begin
                 counter_down <=0;</pre>
            end
91
       end
92
      endcase
93
  end
  endmodule
```

Listing 1: $SPI_Slave.v : VerilogCodeforSPISlaveModule$

3 RAM Verilog Code

The following is the Verilog code for the RAM module, implementing a 256x8-bit synchronous RAM. It supports write and read operations controlled by a 10-bit input, interfacing with the SPI Slave module's rx_data and rx_valid signals.

```
module RAM(din,rx_valid,clk,rst_n,dout,tx_valid);
parameter MEM_DEPTH=256;
parameter ADDR_SIZE=8;
input rx_valid ,clk,rst_n;
input[9:0] din;
output reg tx_valid;
output reg [7:0] dout;
reg [ADDR_SIZE-1:0] ADDR_read; // Address for read operation
reg [ADDR_SIZE-1:0] ADDR_write; // Address for write operation
reg [7:0] mem [MEM_DEPTH-1:0]; // array of 256 registers , each
register its size is 8
```

```
always @(posedge clk ) begin
       if("rst_n)
12
       dout <=0;</pre>
13
     else begin
14
   if(rx_valid)
                            // to assign value of din
                     begin
15
     case (din[9:8])
16
     2'b00 : ADDR_write <= din[7:0]; // assign the write address
17
     2'b01: mem[ADDR_write] <= din[7:0];
     2'b10: begin
19
       ADDR_read <= din[7:0]; //assign read address
20
          tx_valid <=0;
21
     end
22
     2'b11: begin
23
       dout <= mem [ADDR_read];</pre>
       tx_valid <=1;</pre>
25
     end
26
     endcase
27
   end
28
29
     end
 end
  endmodule
```

Listing 2: RAM.v: Verilog Code for RAM Module

4 SPI Wrapper Verilog Code

The following is the Verilog code for the SPI_wrapper module, which integrates the SPI_Slave and RAM modules to form a complete SPI memory interface system. It connects the SPI Slave's outputs to the RAM's inputs and vice versa, enabling serial communication and memory operations.

```
module SPI_wrapper (MOSI,MISO,SS_n,clk,rst_n);
input MOSI,SS_n,clk,rst_n;
output MISO;
wire rx_valid_internal;
wire tx_valid_internal;
wire [7:0] tx_data_internal;
wire [9:0] rx_data_internal;
RAM
    ram(.din(rx_data_internal),.rx_valid(rx_valid_internal),.clk(clk),.rst_n(
SPI_Slave
    spi(.MOSI(MOSI),.MISO(MISO),.SS_n(SS_n),.clk(clk),.rst_n(rst_n),.rx_data(
,.tx_valid(tx_valid_internal),.tx_data(tx_data_internal));
endmodule
```

Listing 3: $SPI_w rapper.v : VerilogCode for SPIW rapper Module$

5 Testbench Verilog Code

The following is the Verilog code for the testbench_spi module, which verifies the functionality of the SPI_wrapper module. It tests write address, write data, read address, and read data operations by driving the SPI inputs and monitoring the outputs, with the RAM initialized from a mem.dat file.

```
module testbench_spi();
 reg clk_tb,rst_n_tb,mosi_tb,ss_n_tb;
3 wire miso_tb;
4 | SPI_wrapper tb(mosi_tb,miso_tb,ss_n_tb,clk_tb,rst_n_tb);
 initial begin
     clk_tb=0;
      forever #1 clk_tb=~clk_tb;
 end
 initial begin
9
    $readmemh("mem.dat",tb.ram.mem);
10
      rst_n_tb=0; mosi_tb=1; ss_n_tb=1;
11
      @(negedge clk_tb);
12
      // TEST Write address
      rst_n_tb=1; // to go to CHK_CMD
      mosi_tb=0;
15
      ss_n_tb=0;
16
      @(negedge clk_tb);
17
       rst n tb=1; // to go to write address state
18
      mosi_tb=0;
      ss_n_tb=0;
20
      @(negedge clk_tb);
21
      // 0010101011
22
      rst_n_tb=1;
23
      mosi_tb=0;
      ss_n_tb=0;
      @(negedge clk_tb);
26
       rst_n_tb=1;
27
      mosi_tb=0;
28
29
      ss_n_tb=0;
      @(negedge clk_tb);
30
      rst_n_tb=1;
      mosi_tb=1;
      ss_n_tb=0;
33
      @(negedge clk_tb);
34
      rst_n_tb=1;
35
      mosi_tb=0;
36
      ss_n_t=0;
      @(negedge clk_tb);
      rst_n_tb=1;
39
      mosi_tb=1;
40
      ss_n_tb=0;
41
      @(negedge clk_tb);
      rst_n_tb=1;
43
      mosi_tb=0;
44
      ss_n_tb=0;
45
```

```
46
      @(negedge clk_tb);
      rst_n_tb=1;
47
      mosi_tb=1;
48
      ss_n_tb=0;
49
      @(negedge clk_tb);
50
      rst_n_tb=1;
51
      mosi_tb=0;
52
      ss_n_tb=0;
      @(negedge clk_tb);
      rst_n_tb=1;
55
      mosi_tb=1;
56
      ss_n_tb=0;
57
      @(negedge clk_tb);
58
      rst_n_tb=1;
      mosi_tb=1;
60
      ss_n_tb=0;
61
      @(negedge clk_tb);
62
        rst_n_tb=1; mosi_tb=1; ss_n_tb=1;
64
 @(negedge clk_tb);
 @(negedge clk_tb); // return to IDLE
      // TEST write data
67
       rst_n_tb=1; // to go to CHK_CMD
68
      mosi_tb=0;
69
      ss_n_tb=0;
      @(negedge clk_tb);
71
       rst_n_tb=1; // to go to write data state
72
      mosi_tb=0;
73
      ss_n_tb=0;
74
      @(negedge clk_tb);
75
      // 0110101010
76
      rst_n_tb=1;
77
      mosi_tb=0;
78
      ss_n_tb=0;
79
      @(negedge clk_tb);
80
       rst_n_tb=1;
81
      mosi_tb=1;
      ss_n_tb=0;
83
      @(negedge clk_tb);
84
      rst_n_tb=1;
85
      mosi_tb=1;
86
      ss_n_t=0;
      @(negedge clk_tb);
      rst_n_tb=1;
89
      mosi_tb=0;
90
      ss_n_tb=0;
91
92
      @(negedge clk_tb);
      rst_n_tb=1;
93
      mosi_tb=1;
94
      ss_n_tb=0;
95
      @(negedge clk_tb);
96
```

```
rst_n_tb=1;
       mosi_tb=0;
       ss_n_tb=0;
99
       @(negedge clk_tb);
100
       rst_n_tb=1;
101
       mosi_tb=1;
102
       ss_n_t=0;
103
       @(negedge clk_tb);
       rst_n_tb=1;
105
       mosi_tb=0;
106
       ss_n_t=0;
107
       @(negedge clk_tb);
108
       rst_n_tb=1;
109
       mosi_tb=1;
110
       ss_n_t=0;
111
       @(negedge clk_tb);
112
       rst_n_tb=1;
113
       mosi_tb=0;
114
       ss_n_t=0;
115
       @(negedge clk_tb);
116
           rst_n_tb=1; mosi_tb=1; ss_n_tb=1;
117
  @(negedge clk_tb);
118
  @(negedge clk_tb); // return to IDLE
119
         // test read address
120
         rst_n_tb=1; // to go to CHK_CMD
       mosi_tb=1;
122
       ss_n_tb=0;
123
       @(negedge clk_tb);
124
        rst_n_tb=1; // to go to read adress state
125
       mosi_tb=1;
126
       ss_n_tb=0;
127
       @(negedge clk_tb);
128
       // 1010101101
129
       rst_n_tb=1;
130
       mosi_tb=1;
131
       ss_n_t=0;
132
       @(negedge clk_tb);
        rst_n_tb=1;
134
       mosi_tb=0;
135
       ss_n_t = 0;
136
       @(negedge clk_tb);
137
       rst_n_tb=1;
       mosi_tb=1;
139
       ss_n_t=0;
140
       @(negedge clk_tb);
141
       rst_n_tb=1;
142
143
       mosi_tb=0;
       ss_n_t=0;
       @(negedge clk_tb);
145
       rst_n_tb=1;
146
       mosi_tb=1;
147
```

```
148
       ss_n_tb=0;
       @(negedge clk_tb);
149
       rst_n_tb=1;
150
       mosi_tb=0;
151
       ss_n_tb=0;
152
       @(negedge clk_tb);
153
       rst_n_tb=1;
154
       mosi_tb=1;
       ss_n_tb=0;
156
       @(negedge clk_tb);
157
       rst_n_tb=1;
158
       mosi_tb=1;
159
160
       ss_n_t=0;
       @(negedge clk_tb);
       rst_n_tb=1;
162
       mosi_tb=0;
163
       ss_n_tb=0;
164
       @(negedge clk_tb);
165
       rst_n_tb=1;
166
       mosi_tb=1;
       ss_n_tb=0;
168
       @(negedge clk_tb);
169
170
       rst_n_tb=1; mosi_tb=1; ss_n_tb=1;
171
  @(negedge clk_tb);
  @(negedge clk_tb); // return to IDLE
173
      // test read data
174
        // dummy data and to make rx_valid=1
175
         rst_n_tb=1; // to go to CHK_CMD
176
       mosi_tb=1;
177
       ss_n_t=0;
       @(negedge clk_tb);
179
        rst_n_tb=1; // to go to write
                                            state
180
       mosi_tb=0;
181
       ss_n_t=0;
182
       @(negedge clk_tb);
183
       // 1100000111
       rst_n_tb=1;
185
       mosi_tb=1;
186
       ss_n_tb=0;
187
       @(negedge clk_tb);
188
        rst_n_tb=1;
189
       mosi_tb=1;
190
       ss_n_t=0;
191
       @(negedge clk_tb);
192
       rst_n_tb=1;
193
       mosi_tb=0;
194
       ss_n_t=0;
       @(negedge clk_tb);
196
       rst_n_tb=1;
197
       mosi_tb=0;
198
```

```
ss_n_tb=0;
199
       @(negedge clk_tb);
       rst_n_tb=1;
201
       mosi_tb=0;
202
       ss_n_tb=0;
203
       @(negedge clk_tb);
204
       rst_n_tb=1;
205
       mosi_tb=0;
       ss_n_tb=0;
207
       @(negedge clk_tb);
208
       rst_n_tb=1;
209
       mosi_tb=0;
210
211
       ss_n_t=0;
       @(negedge clk_tb);
       rst_n_tb=1;
213
       mosi_tb=1;
214
       ss_n_tb=0;
215
       @(negedge clk_tb);
216
       rst_n_tb=1;
217
       mosi_tb=1;
218
       ss_n_tb=0;
219
       @(negedge clk_tb);
220
       rst_n_tb=1;
221
222
       mosi_tb=1;
       ss_n_tb=0;
       @(negedge clk_tb);
224
       ss_n_tb=1; rst_n_tb=1; // return to idle
225
       @(negedge clk_tb);
226
       ss_n_tb=0; rst_n_tb=1; // go to chc-cmd
227
       @(negedge clk_tb);
228
        ss_n_tb=0; rst_n_tb=1; mosi_tb=1; // go to read data
        @(negedge clk_tb);
230
231
      @(negedge clk_tb); // another clock for ram to process the
232
         data because it's sequential
233
234 rst_n_tb=1; mosi_tb=1; ss_n_tb=0;
235 repeat (8) @(negedge clk_tb);
236 //return to idle
237 rst_n_tb=1; mosi_tb=0; ss_n_tb=1;
  @(negedge clk_tb);
238
239
240
       $stop;
241 end
242 endmodule
```

Listing 4: $testbench_spi.v: VerilogCodeforTestbenchModule$

6 Simulation Script

The following is the QuestaSim .do file used to compile and simulate the SPI memory interface system. It compiles the Verilog modules, runs the testbench, and adds key signals to the waveform viewer for analysis. The file names have been updated to match the provided module names, and full paths are included for robustness.

```
vlib work
 vmap work work
 vlog -work work -vopt +acc "D:/digital design/project/RAM.v"
 vlog -work work -vopt +acc "D:/digital
    design/project/SPI_Slave.v"
 vlog -work work -vopt +acc "D:/digital
    design/project/SPI_wrapper.v"
 vlog -work work -vopt +acc "D:/digital
     design/project/testbench_spi.v"
 vsim -voptargs=+acc work.testbench_spi
 add wave -position insertpoint
 sim:/testbench_spi/ss_n_tb \
10 sim:/testbench_spi/rst_n_tb \
sim:/testbench_spi/mosi_tb \
12 sim:/testbench_spi/miso_tb \
13 sim:/testbench_spi/clk_tb
14 add wave -position insertpoint
sim:/testbench_spi/tb/ram/mem
16 add wave -position insertpoint
 sim:/testbench_spi/tb/ram/dout
18 add wave -position insertpoint
19 sim:/testbench_spi/tb/ram/din
20 add wave -position insertpoint
21 sim:/testbench_spi/tb/spi/tx_valid
22 add wave -position insertpoint
23 sim:/testbench_spi/tb/spi/tx_data
24 add wave -position insertpoint
25 sim:/testbench_spi/tb/spi/rx_valid
26 add wave -position insertpoint
 sim:/testbench_spi/tb/spi/rx_data
28 add wave -position insertpoint
29 sim:/testbench_spi/tb/spi/cs
30 add wave -position insertpoint
31 sim:/testbench_spi/tb/spi/counter_up
32 add wave -position insertpoint
33 sim:/testbench_spi/tb/spi/counter_down
34 run -all
 #quit -sim
```

Listing 5: simulate.do: QuestaSim Simulation Script

7 Wave forms

.




Figure 1: write address state




Figure 2: Write data state

8 Vivado




Figure 3: Vivado Schematic of the SPI Memory Interface System



Figure 4: Timing Analysis Report from Vivado




Figure 5: FPGA device