

ECEC 661 – Quiz 2 Submission

Add Constant -1 Custom AXI4-Lite IP

Gary Pham (gp492)

May 20, 2026

1 Problem Statement

Create a custom AXI4-Lite IP using the Vivado IP-Catalog **Adder/Subtractor** (`c_addsub`). Configure the IP with a **constant input** of -1 . The data is 32-bit *signed* and clock-enable (CE) is *disabled*. The user logic effectively computes:

$$z = x + (-1) = x - 1, \quad x, z \in \text{signed 32-bit.}$$

- **Input x** : `std_logic_vector(31 downto 0)`
- **Output z** : `std_logic_vector(31 downto 0)`
- **Behaviour**: z is the combinational signed sum of x and the internal constant -1 (latency = 0, no clock).

The deliverables, per the hand-out, are: (1) a user-logic project with simulation verifying the add(-1) logic; (2) the user logic packaged as an AXI4-Lite IP; (3) a test-bench project with the custom IP attached to the Zynq processor, generating the bitstream and exporting the `.xsa` file. The Vitis test-app result is *not* part of the graded deliverables but is included at the end of this report for completeness.

2 IP Catalog Configuration

The custom block `c_addsub_0` is generated from the Vivado IP Catalog with the parameters listed in Table 1. The **Constant Input** on port B is the key knob: it removes B from the external port list of the IP, leaving only `A[31:0]` and `S[31:0]`.

Table 1: `c_addsub_0` customisation parameters.

Setting	Value
Implementation	Fabric
Add Mode	Add ($S = A + B$)
Port A Type / Width	Signed / 32
Port B Type / Width	Signed / 32
Port B Constant Input	enabled
Port B Constant Value (Bin)	1111 1111 1111 1111 1111 1111 1111 1111 ($= -1$)
Output Width	32
Latency Configuration	Manual
Latency	0 (combinational)
Clock Enable (CE)	disabled
VLNV	xilinx.com:ip:c_addsub:12.0

The equivalent Tcl automation from `scripts/setup.tcl` is:

```
1 create_ip -name c_addsub -vendor xilinx.com -library ip -version 12.0 \  
2     -module_name c_addsub_0  
3  
4 set_property -dict [list  
5     CONFIG.Implementation {Fabric}  
6     CONFIG.A_Type {Signed}  
7     CONFIG.B_Type {Signed}  
8     CONFIG.A_Width {32}  
9     CONFIG.B_Width {32}  
10    CONFIG.Out_Width {32}  
11    CONFIG.Add_Mode {Add}  
12    CONFIG.B_Constant {true}  
13    CONFIG.B_Value {11111111111111111111111111111111}  
14    CONFIG.Latency {0}  
15    CONFIG.CE {false}  
16    CONFIG.SCLR {false}  
17 ] [get_ips c_addsub_0]  
18  
19 generate_target {synthesis simulation} [get_ips c_addsub_0]
```

Listing 1: Key IP-generation excerpt from `setup.tcl`

3 User Logic HDL Code

`user_logic.vhd` is the deliverable user-logic file. It is a thin wrapper that instantiates the IP-Catalog block and exposes the two ports shown on the hand-out's IP-symbol diagram (`x[31:0]` input, `z[31:0]` output).

```
1 library ieee;  
2 use ieee.std_logic_1164.all;  
3  
4 entity user_logic is  
5     port (  
6         x : in  std_logic_vector(31 downto 0);  
7         z : out std_logic_vector(31 downto 0)  
8     );  
9 end entity user_logic;  
10  
11 architecture rtl of user_logic is  
12  
13     -- Vivado IP-Catalog Adder/Subtractor v12.0 (black box; elaborated from XCI).  
14     -- With Latency = 0 and B configured as a constant input, the only ports  
15     -- the IP exposes are A (signed input) and S (signed sum). No CLK, no CE,  
16     -- no SCLR, no B port.  
17     component c_addsub_0  
18         port (  
19             A : in  std_logic_vector(31 downto 0);  
20             S : out std_logic_vector(31 downto 0)  
21         );  
22     end component;  
23  
24 begin  
25  
26     U_ADDSUB : c_addsub_0
```

```

27     port map (
28         A => x,
29         S => z
30     );
31
32 end architecture rtl;

```

Listing 2: user_logic.vhd

4 S_AXI Slave – Component Instantiation and Port Map

The hand-out asks specifically for the “S_AXI code where component instantiation and port map” is shown. The full AXI4-Lite slave (add_const_axi_v1.0_S00_AXI.vhd) is the standard Xilinx template; the code excerpt below is the section that wires `user_logic` into the AXI register file.

Table 2: Software-visible register map exposed by the slave.

Offset	Name	Access	Description
0x00	X_IN	R/W	32-bit signed value driven into <code>user_logic.x</code> . Reads return the last value written.
0x04	Z_OUT	R	32-bit signed result $z = x - 1$ from <code>user_logic.z</code> . Writes ignored.
0x08	–	R/W	Reserved (returns 0; writes ignored).
0x0C	–	R/W	Reserved (returns 0; writes ignored).

```

1  -- Software-visible register: X_IN (slv_reg0).
2  signal slv_reg0 : std_logic_vector(31 downto 0);
3
4  -- Combinational result from the user logic (z = x - 1).
5  signal core_z   : std_logic_vector(31 downto 0);
6
7  signal reg_data_out : std_logic_vector(31 downto 0);
8
9  -- User-logic component declaration (deliverable: this is the "component
10 -- instantiation and port map" the quiz asks for).
11 component user_logic
12     port (
13         x : in  std_logic_vector(31 downto 0);
14         z : out std_logic_vector(31 downto 0)
15     );
16 end component;
17
18 begin
19
20 -----
21 -- User-logic instantiation
22 -- x <- slv_reg0   (32-bit signed value written by software)
23 -- z -> core_z     (= x + (-1) from c_addsub_0; routed into the read mux)
24 -----
25 U_LOGIC : user_logic
26     port map (
27         x => slv_reg0,

```

```

28         z => core_z
29     );
30
31 -----
32 -- Register writes (only X_IN is writable)
33 -----
34 p_reg_write : process (S_AXI_ACLK)
35     variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
36 begin
37     if rising_edge(S_AXI_ACLK) then
38         if S_AXI_ARESETN = '0' then
39             slv_reg0 <= (others => '0');
40         else
41             if slv_reg_wren = '1' then
42                 loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS
43                                     downto ADDR_LSB);
44                 case loc_addr is
45                     when "00" =>
46                         for b in 0 to (C_S_AXI_DATA_WIDTH/8) - 1 loop
47                             if S_AXI_WSTRB(b) = '1' then
48                                 slv_reg0(b*8 + 7 downto b*8) <=
49                                     S_AXI_WDATA(b*8 + 7 downto b*8);
50                             end if;
51                         end loop;
52                     when others =>
53                         null; -- 0x04 (Z_OUT) is read-only
54                     end case;
55                 end if;
56             end if;
57         end if;
58     end process p_reg_write;
59
60 -----
61 -- Read mux: 0x00 -> X_IN readback, 0x04 -> Z_OUT (= x - 1)
62 -----
63 p_read_mux : process (axi_araddr, slv_reg0, core_z)
64     variable loc_addr : std_logic_vector(OPT_MEM_ADDR_BITS downto 0);
65 begin
66     loc_addr := axi_araddr(ADDR_LSB + OPT_MEM_ADDR_BITS downto ADDR_LSB);
67     case loc_addr is
68         when "00" =>
69             reg_data_out <= slv_reg0; -- X_IN readback
70         when "01" =>
71             reg_data_out <= core_z; -- Z_OUT = x - 1
72         when others =>
73             reg_data_out <= (others => '0');
74         end case;
75     end process p_read_mux;

```

Listing 3: add_const_axi_v1.0_S00_AXI.vhd – user_logic component declaration, instantiation, and read mux

5 Self-Checking Testbench

tb_user_logic.vhd drives the DUT through **11 self-checks** that exactly reproduce the reference run printed on the quiz hand-out ($x = -5, -4, \dots, 3 \Rightarrow z = x - 1$) and adds two signed-boundary checks at INT32_MAX and INT32_MIN to confirm the IP wraps modulo 2^{32} as a signed 32-bit adder must.

```
1  -- Quiz reference run, in order.
2  constant X_REF : int_vec := (-5, -4, -3, -2, -1, 0, 1, 2, 3);
3  constant Z_REF : int_vec := (-6, -5, -4, -3, -2, -1, 0, 1, 2);
4
5  -- Sample z and compare against the expected signed sum.
6  procedure check_z (
7      signal z_sig      : in    std_logic_vector(31 downto 0);
8      constant expected : in    integer;
9      constant xv       : in    integer;
10     signal err_cnt    : inout integer;
11     signal chk_cnt    : inout integer
12 ) is
13     variable got : integer;
14 begin
15     got := to_integer(signed(z_sig));
16     chk_cnt <= chk_cnt + 1;
17     if got = expected then
18         report "[PASS] x=" & integer'image(xv) &
19             " z=" & integer'image(got) severity note;
20     else
21         report "[FAIL] x=" & integer'image(xv) &
22             " got z=" & integer'image(got) &
23             " expected=" & integer'image(expected)
24             severity error;
25         err_cnt <= err_cnt + 1;
26     end if;
27 end procedure check_z;
28
29 -- ... clock, DUT, p_clk omitted ...
30
31 p_stim : process
32 begin
33     -- Reference run from the quiz hand-out.
34     for i in X_REF'range loop
35         x <= std_logic_vector(to_signed(X_REF(i), 32));
36         wait until rising_edge(ck);
37         wait for 1 ns;
38         check_z(z, Z_REF(i), X_REF(i), errors, checks);
39     end loop;
40
41     -- Signed boundary cases.
42     x <= std_logic_vector(to_signed( 2147483647, 32));
43     wait until rising_edge(ck); wait for 1 ns;
44     check_z(z, 2147483646, 2147483647, errors, checks);
45
46     x <= std_logic_vector(to_signed(-2147483648, 32));
47     wait until rising_edge(ck); wait for 1 ns;
48     check_z(z, 2147483647, -2147483648, errors, checks); -- signed wrap
49     wait;
50 end process p_stim;
```

6 Simulation Results

6.1 Waveform

Figure 1 shows the xsim behavioural simulation. The input x (signed decimal) and the output z (signed decimal) are displayed alongside the running checks counter. z follows x exactly one combinational cycle later because the IP has Latency = 0.




Figure 1: Behavioural simulation of `tb_user_logic`. The input x walks the reference run $-5, -4, \dots, 3$ and the boundary cases `INT32_MAX` and `INT32_MIN`. The output z consistently equals $x - 1$ (with the expected signed wrap on `INT32_MIN`).

6.2 Console output

All 11 self-checks pass:

```
[PASS] x=-5  z=-6
[PASS] x=-4  z=-5
[PASS] x=-3  z=-4
[PASS] x=-2  z=-3
[PASS] x=-1  z=-2
[PASS] x=0   z=-1
[PASS] x=1   z=0
[PASS] x=2   z=1
[PASS] x=3   z=2
[PASS] x=2147483647  z=2147483646
```

```

[PASS] x=-2147483648  z=2147483647

+-----+
|          tb_user_logic  -  add-(-1) summary          |
+-----+

checks executed : 11
errors          : 0
+-----+

#####
##                                     ##
##          TESTBENCH  PASSED  -  all cases ok          ##
##                                     ##
#####

```

7 IP Packaging

The user logic and AXI4-Lite slave are packaged together as a single custom IP `add_const_axi v1.0` via *Tools* → *Create and Package New IP* → *Package your current project*, with the IP location set to `ip_repo/add_const_axi.1.0`. The Tcl helper `scripts/package.tcl` fills in the metadata fields and adds the sub-core reference to the IP-Catalog adder so the packaged IP carries `c_addsub` along with it:

```

1 set core [ipx::current_core]
2
3 set_property vendor      user                      $core
4 set_property library     user                      $core
5 set_property name        add_const_axi             $core
6 set_property version     1.0                      $core
7 set_property display_name "Add Constant -1 AXI4-Lite Core" $core
8 set_property taxonomy    /UserIP                  $core
9
10 # Sub-core reference.  Adds c_addsub to BOTH file groups so the packaged IP
11 # pulls the IP-Catalog block in along with the wrapper.
12 foreach fg {xilinx_vhdlsynthesis xilinx_vhdlbehavioralsimulation} {
13     set group [ipx::get_file_groups $fg -of_objects $core]
14     if {$group ne ""} {
15         ipx::add_subcore_reference xilinx.com:ip:c_addsub:12.0 $group
16     }
17 }
18
19 # AXI clock parameters (FREQ_HZ, ASSOCIATED_BUSIF, ASSOCIATED_RESET) clear
20 # the usual 19-11770 and 19-7067 packager warnings.
21 set aclk [ipx::get_bus_interfaces s00_axi_aclk -of_objects $core]
22 ipx::add_bus_parameter FREQ_HZ $aclk
23 ipx::add_bus_parameter ASSOCIATED_BUSIF $aclk
24 ipx::add_bus_parameter ASSOCIATED_RESET $aclk
25
26 ipx::save_core $core

```

Listing 5: Excerpt of `package.tcl` – identification, sub-core reference, clock parameters

After running `package.tcl` the IP Packager’s *Review and Package* pane shows zero outstanding warnings, at which point *Re-Package IP* re-zips the core and closes the packager project.

8 Block Design and .xsa Export

The packaged `add_const_axi` IP is added to the project's IP repository, then dropped into a small Zynq block design alongside the ZYNQ7 Processing System and an AXI Interconnect (Figure 2). *Run Connection Automation* wires the `FCLK_CLK0` clock and `peripheral_aresetn` reset to every AXI block. The IP is mapped at base address `0x4300_0000`¹ with a 4 KB aperture in the Address Editor.




Figure 2: Block diagram of the test-bench project: Zynq PS (`processing_system7_0`) drives the AXI Interconnect, which masters the custom `add_const_axi_0` slave. *Validate Design* returns clean; the same project produces the bitstream and is the source of the exported `add_const.xsa`.

After *Validate Design* → *Generate Output Products* → *Create HDL Wrapper*, synthesis, implementation, and bitstream generation are run, and the `.xsa` is exported through:

```
1 launch_runs synth_1 -jobs 4
2 wait_on_run synth_1
3 launch_runs impl_1 -to_step write_bitstream -jobs 4
4 wait_on_run impl_1
5
6 file mkdir xsa
7 write_hw_platform -fixed -include_bit -force \
8   -file xsa/add_const.xsa
```

Listing 6: Bitstream and `.xsa` export

¹Equivalent to `0x43C0_0000` on Cora Z7-07S.

9 Vitis Test Application (optional)

The Vitis bare-metal test app (`sw/main.c`) is *not* part of the graded deliverables but is provided as confirmation that the packaged IP exchanges data correctly with software through the AXI register map. The app:

1. Probes the IP at the published base address with a known marker (`0xA5A5A5A5`) to fail fast if the bus is wired incorrectly;
2. Walks the same reference run as the testbench ($x = -5, \dots, 3$) plus the signed boundary cases;
3. Prints each result in a boxed ASCII table over UART.

Figure 3 shows the Vitis Serial Monitor capture: every test vector returns the expected $z = x - 1$, including the INT32_MIN signed wrap (`0x8000 0000` $\rightarrow$ `0x7FFF FFFF`).

```

+-----+
|          ECEC 661 / 402 Quiz 2          |
|      Add Constant -1  AXI4-Lite Custom IP      |
|          IP base address : 0x43C00000          |
+-----+

Register map
-----
0x00  X_IN   R/W   32-bit signed input
0x04  Z_OUT  R      z = x + (-1) = x - 1

Probing IP at 0x43C00000 ...
X_IN  write/read : 0xA5A5A5A5 -> 0xA5A5A5A5 [OK]
Z_OUT readback   : 0xA5A5A5A4 (expect 0xA5A5A5A4) [OK]
Probe OK

IP test vectors (z expected = x - 1)
+-----+-----+-----+-----+-----+-----+
| # | x (dec) | x (hex) | z (dec) | z (hex) | check |
+-----+-----+-----+-----+-----+-----+
| 0 | -5 | 0xFFFFFBB | -6 | 0xFFFFFBA | [OK] |
| 1 | -4 | 0xFFFFFBC | -5 | 0xFFFFFBB | [OK] |
| 2 | -3 | 0xFFFFFBD | -4 | 0xFFFFFBC | [OK] |
| 3 | -2 | 0xFFFFFBE | -3 | 0xFFFFFBD | [OK] |
| 4 | -1 | 0xFFFFFFF | -2 | 0xFFFFFFE | [OK] |
| 5 | 0 | 0x00000000 | -1 | 0xFFFFFFF | [OK] |
| 6 | 1 | 0x00000001 | 0 | 0x00000000 | [OK] |
| 7 | 2 | 0x00000002 | 1 | 0x00000001 | [OK] |
| 8 | 3 | 0x00000003 | 2 | 0x00000002 | [OK] |
| 9 | 100 | 0x00000064 | 99 | 0x00000063 | [OK] |
| 10 | -1000 | 0xFFFFFC18 | -1001 | 0xFFFFFC17 | [OK] |
| 11 | 2147483647 | 0x7FFFFFFF | 2147483646 | 0x7FFFFFFE | [OK] |
| 12 | -2147483648 | 0x80000000 | 2147483647 | 0x7FFFFFFF | [OK] |
+-----+-----+-----+-----+-----+-----+

+-----+
|          Summary : 13 / 13 PASSED (0 failed)          |
|          RESULT  : add_const_axi behaves correctly          |
+-----+

```

Figure 3: Vitis Serial Monitor output for `add_const_app`. The probe banner confirms AXI write/read works at base address `0x43C0_0000`; the test table then prints 13 vectors (the hand-out reference run plus 4 boundary cases), all marked `[OK]`, and the run finishes with `Summary : 13 / 13 PASSED`.

10 Conclusion

The custom `add_const_axi` IP behaves exactly as specified:

- The IP-Catalog Adder/Subtractor is configured with a constant $B = -1$ on a 32-bit signed bus, latency 0, no CE, so the user logic computes $z = x - 1$ combinationaly.
- All 11 self-checks in `tb_user_logic.vhd` return `[PASS]` and the simulator finishes with the *TEST-BENCH PASSED* banner; the waveform in Figure 1 matches the reference run printed on the hand-out.

- Packaging into `user/user/add_const_axi/1.0` is clean (no 19-11888 / 19-896 / 19-11770 / 19-7067 warnings), with the `c_addsub:12.0` sub-core reference attached to both VHDL Synthesis and VHDL Simulation file groups.
- The block design (Figure 2) validates, the bitstream builds, and `add_const.xsa` is exported successfully via `write_hw_platform`.

The optional Vitis bare-metal app (Figure 3) confirms the packaged IP integrates with the PS through the AXI register map: software writes `X_IN`, reads `Z_OUT`, and observes $z = x - 1$ on every test vector.