

| Week             | Date      | Hardware Deliverables                                                                                                        | Module Deliverables                                                                              |
|------------------|-----------|------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|
| Week of Mar 16   | Mar 16    |                                                                                                                              | hft_pkg.sv, lfsr32.sv                                                                            |
|                  | Mar 17    |                                                                                                                              | debounce.sv, link_rx.sv                                                                          |
|                  | Mar 18    |                                                                                                                              | market_sim.sv, exchange_lite.sv                                                                  |
|                  | Mar 19    |                                                                                                                              | sync_fifo + link_tx + unit tests + tb_link_loopback (TX↔RX integration)                          |
|                  | Mar 20    |                                                                                                                              | tx_arbiter + msg_demux + unit tests for both                                                     |
|                  | Mar 21    |                                                                                                                              | quote_book + board_a_ctrl + unit tests for both                                                  |
|                  | Mar 22    |                                                                                                                              | board_a_axi_regs.sv, feature_compute + unit tests                                                |
| Week of Mar 23   | Mar 23    |                                                                                                                              | strategy_engine + board_b_ctrl + unit tests for both                                             |
|                  | Mar 24    |                                                                                                                              | risk_manager + unit test (3 parallel checks, halt latch, sliding window counter)                 |
|                  | Mar 25    |                                                                                                                              | order_manager + position_tracker + unit tests for both                                           |
|                  | Mar 26    |                                                                                                                              | latency_histogram + board_a_axi_regs + unit tests for both                                       |
|                  |           |                                                                                                                              | (Received Feedback from George to test against a Golden Model/Baseline)                          |
|                  | Mar 27-29 |                                                                                                                              | Golden Model + Reverifying previous modules against model, fixing critical bugs in functionality |
| Week of March 30 | 30-Mar    | LED Blinker                                                                                                                  | board_b_axi_regs + unit test (largest register map)                                              |
|                  | 30-Mar    | Wrote PS config files for Board A and B                                                                                      | board_a_top (4-state FSM + structural wiring) + tb_board_a_top.sv                                |
|                  | 31-Mar    | Block Design for Board A (Confused as to if its correct?)                                                                    | board_b_top (5-state FSM + structural wiring) + tb_board_b_pipeline + tb_board_b_top             |
|                  | 1-Apr     | Stuck on AXI read write                                                                                                      | tb_system_top: Full system behavioral link (functional correctness)                              |
|                  | 2-Apr     | Did synthesis, generated bitstream                                                                                           | tb_system_top: Full system behavioral + timing link                                              |
|                  | 3-Apr     |                                                                                                                              | Fix all simulation integration bugs                                                              |
|                  | Apr 4-5   |                                                                                                                              |                                                                                                  |
| Week of Apr 6    | 7-Apr     | A1. Debug AXI wiring for Board A (tentatively timing works as expected)                                                      |                                                                                                  |
|                  |           | A2. Rerun .bit and .hwh on A and try Board A standalone where we run the config_symbols.py                                   |                                                                                                  |
|                  |           | A3. Test the switches and if they change the regime                                                                          |                                                                                                  |
|                  |           | B1. Board B vivado build, block design                                                                                       |                                                                                                  |
|                  |           | B2. LED Blinker and AXI testing                                                                                              |                                                                                                  |
|                  |           | B3. Deploy .bit and .hwh                                                                                                     |                                                                                                  |
|                  |           | S1. Try the connection to Board A via PMOD (check status: link_up count, FSM activity?) (check if telemetry_server.py works) |                                                                                                  |
|                  |           | S2. compare quotes, B's quotes_rcvd vs A's quotes_sent                                                                       |                                                                                                  |
|                  |           | S3. Set trading_enable high so that Board B executes trades                                                                  |                                                                                                  |
| Week of Apr 13   |           | S4. check if dashboard.py works with Board B                                                                                 |                                                                                                  |
|                  |           |                                                                                                                              |                                                                                                  |
|                  |           |                                                                                                                              |                                                                                                  |

COMPLETE

IN PROGRESS

TO DO