# Kaidan Holliday

KaidanHolliday2005@gmail.com
480 - 501 - 3668
www.linkedin.com/in/kaidanholliday

Electrical Engineering senior (3.85 GPA) with proven hands-on technician and field service experience at Intel and TSMC. Skilled in interpreting electrical schematics, following rigorous engineering quality procedures, and executing electromechanical troubleshooting. Seeking an entry-level Applications Engineer position to build upon strong classroom fundamentals in circuits and digital logic, while developing practical skills in hardware evaluation and technical support.

## Education

B.S. in Electrical Engineering I Northern Arizona University, Flagstaff, AZ
Expected Graduation: May 2027 I GPA: 3.85

## Relevant Coursework

Semiconductor Device Physics, Microelectronics Fabrication, Signals & Systems, Linear Circuit Analysis, Digital Logic, Control Systems.

## Technical Skills

-Semiconductor & Fab Operations:
300mm High-Volume Manufacturing (HVM), Cleanroom Protocols (Class 1/10/100), Copy Exactly (CE!) methodologies, Dry Etch hardware de-installation (Lam Research, Hitachi), Vacuum & RF delivery systems, Lockout/Tagout (LOTO), Hazardous Chemical & Gas Handling Protocols.

- Quality & Engineering Methodologies:
Statistical Process Control (SPC) concepts, Quality Assurance/Quality Control (QA/QC), Root-Cause Failure Analysis (5-Why, Fishbone), Model of Record (MOR) compliance, Pre-Task Planning (PTP).

- Electrical Diagnostics & Hardware:
Schematic and wiring diagram analysis, DC/AC circuit diagnostics, multimeter and oscilloscope testing, sensor and solenoid calibration, fluidic and pneumatic line purging.

- Software & Programming:
MATLAB, NI Multisim, SystemVerilog, C, Linux, SolidWorks, Microsoft Excel (data tracking/analysis).

## Semiconductor Industry Experience

Field Service Engineer – Tool De-installation I WGNSTAR at Intel Corporation, Chandler, AZ
May 2026 – August 2026

- Executed complete mechanical breakdown and hardware de-installation of advanced Hitachi dry etch platforms within Intel Ocotillo 300mm cleanroom environments.

- Safely depressurized, purged, flushed, and capped hazardous process chemistry and gas forelines during chamber kit removals, adhering strictly to facility LOTO and chemical safety protocols.

- Directed daily pre-task planning (PTP) and executed 2D Decon checklists to track hardware status, reporting tool availability and milestone completion directly to Intel factory engineering managers.

- Maintained cleanroom environmental standards and wafer pathway integrity while disassembling precision RF match units, vacuum chambers, and robotic handling assemblies with zero EHS incidents.

Adjustment Technician I WGNSTAR at TSMC, Phoenix, AZ
May 2024 – August 2024

- Performed log analysis and error diagnostic routines during critical tool qualification, install, and ramp phases in an advanced-node high-volume manufacturing fab.

- Traced complex electrical schematics and subsystem blueprints to identify component faults, recommending targeted hardware adjustments directly to vendor and fab engineering groups.

- Generated rigorous QA/QC documentation and sign-off packages for tool qualification handoffs, ensuring vendor alignment across Applied Materials and Lam Research equipment sets.

- Trained junior technicians on cleanroom navigation, mechanical installation procedures, and standardized hardware troubleshooting workflows to sustain factory ramp schedules.

## Engineering Projects

Electrical & Hardware System Diagnostic Design I NAU College of Engineering
August 2026 – Present

- Designed and evaluated analog/digital circuit boards, simulating frequency response and operating margins in NI Multisim prior to physical breadboarding and verification.

- Diagnosed hardware-level faults using digital multimeters, oscilloscopes, and logic analyzers, isolating signal degradation and applying systematic root-cause analysis.

- Authored technical documentation and standard operating procedures (SOPs) verifying system performance against engineering specifications.