

High-Level Tensor Operation	Micro-Op Semantics	CISC Instruction Semantics
<b>R = LOAD(addr)</b>	load/store operations don't rely on micro-ops	<pre> LOAD_OP(src, dst, x_size, y_size, x_stride, x_pad, y_pad) for i in range(0, y_size+2*y_pad):     for j in range(0, x_size+2*x_pad):         if (i &lt; y_pad    i &gt;= y_size + y_pad                j &lt; x_pad    j &gt;= x_size + x_pad):             R[dst + i * (x_size+2*x_pad) + j] = 0         else:             R[dst + i * (x_size+2*x_pad) + j] =                 DRAM[src + (i-x_pad) * x_stride + (j-y_pad)] </pre>
<b>STORE(R, addr)</b>		<pre> STORE_OP(src, dst, x_size, y_size, x_stride) </pre>
<b>R = GEMM(R, A, K)</b>	<b>r[x] : r[x] + MMUL(a[y], k[z])</b>	<pre> GEMM_OP(MICRO_OP*, end0, end1, x0, x1, y0, y1, z0, z1) for i0 in range(0, end0):     for i1 in range(0, end1):         r[i0*x0 + i1*x1 + x] +=             GEMM(a[i0*y0 + i1*y1 + y],                 k[i0*z0 + i1*z1 + z]) </pre>
<b>R0 = VMIN(R0, R1)</b>	<b>r[x] : if (r[x]&lt;r[y]) then r[x] else r[y]</b>	<pre> ALU_OP(MICRO_OP*, OPCODE, USE_IMM, IMM_VAL, end0, end1, x0, x1, y0, y1)  for i0 in range(0, end0):     for i1 in range(0, end1):         r[i0*x0 + i1*x1 + x] =             OP(OPCODE, r[i0*x0 + i1*x1 + x],                 r[i0*y0 + i1*y1 + y]) if USE_IMM else             OP(OPCODE, r[i0*x0 + i1*x1 + x],                 IMM_VAL) </pre>
<b>R0 = VMAX(R0, R1)</b>	<b>r[x] : if (r[x]&gt;r[y]) then r[x] else r[y]</b>	
<b>R = VADDI(R, C)</b>	<b>r[x] : r[x] + c</b>	
<b>R0 = VADD(R0, R1)</b>	<b>r[x] : r[x] + r[y]</b>	
<b>R = VMULI(R, C)</b>	<b>r[x] : r[x].low * c.low</b>	
<b>R0 = VMUL(R0, R1)</b>	<b>r[x] : r[x].low * r[y].low</b>	
<b>R = VSHLI(R, C)</b>	<b>r[x] : r[x] &lt;&lt; c[log(bits):0]</b>	
<b>R = VSHRI(R, C)</b>	<b>r[x] : r[x] &gt;&gt; c[log(bits):0]</b>	