


PG-Strom GPU Accelerated Asynchronous Query Execution Module

NEC Europe, Ltd SAP Global Competence Center KaiGai Kohei <kohei.kaigai@emea.nec.com>

Homogeneous vs Heterogeneous Computing



Characteristics of GPU (1/2)






	Nvidia Kepler	AMD GCN	Intel SandyBridge
Model	GTX 680 ^(*) (Q1/2012)	FirePro S9000 (Q3/2012)	Xeon E5-2690 (Q1/2012)
Number of Transistors	3.54billion	4.3billion	2.26billion
Number of Cores	1536 Simple	1792 Simple	16 Functional
Core clock	1006MHz	925MHz	2.9GHz
Peak FLOPS	3.01Tflops	3.23TFlops	185.6GFlops
Memory Size / TYPE	2GB, GDDR5	6GB, GDDR5	up to 768GB, DDR3
Memory Bandwidth	~192GB/s	~264GB/s	~51.2GB/s
Power Consumption	~195W	~225W	~135W

(*) Nvidia shall release high-end model (Kepler K20) at Q4/2012


Characteristics of GPU (2/2)



$$Z_i = X_i + Y_i \ (0 \le i \le n)$$



Assign a particular "core"



Nvidia's GeForce GTX 680 Block Diagram (1536 Cuda cores)



Example) Parallel Execution of "sqrt ($X_i^2 + Y_i^2$) < Z_i "

```
GPU Code
__kernel void
sample_func(bool result[], float x[], float y[], float z[]) {
   int i = get_global_id(0);


   result[i] = (bool)(sqrt(x[i]^2 + y[i]^2) < z[i]);
}</pre>
```

Host Code

```
#define N (1<<20)
size_t g_itemsz = N / 1024;
size_t l_itemsz = 1024;

/* Acquire device memory and data transfer (host -> device) */
X = clCreateBuffer(cxt, CL_MEM_READ_WRITE, sizeof(float)*N, NULL, &r);
clEnqueueWriteBuffer(cmdq, X, CL_TRUE, sizeof(float)*N, ...);
/* Set argument of the kernel code */
clSetKernelArg(kernel, 1, sizeof(cl_mem), (void *)&X);
/* Invoke device kernel */
clEnqueueNDRangeKernel(cmdq, kernel, 1, &g_itemsz, &l_itemsz, ...);
```

1. Build & Load GPU Kernel




GPC


14

Raster Engine


- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory









L2 Cache





- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)














- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)
- 4. Setup Kernel Arguments




L2 Cache










- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)
- 4. Setup Kernel Arguments
- 5. Enqueue Execution of GPU Kernel














- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)
- 4. Setup Kernel Arguments
- 5. Enqueue Execution of GPU Kernel
- Enqueue DMA Transfer (device → host)















- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)
- 4. Setup Kernel Arguments
- 5. Enqueue Execution of GPU Kernel
- 6. Enqueue DMA Transfer (device → host)
- 7. Synchronize the command queue
 - DMA Transfer (host → device)




L2 Cache









- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)
- 4. Setup Kernel Arguments
- 5. Enqueue Execution of GPU Kernel
- 6. Enqueue DMA Transfer (device → host)
- 7. Synchronize the command queue
 - DMA Transfer (host → device)
 - Execution of GPU Kernel










- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)
- 4. Setup Kernel Arguments
- 5. Enqueue Execution of GPU Kernel
- Enqueue DMA Transfer (device → host)
- 7. Synchronize the command queue
 - DMA Transfer (host → device)
 - Execution of GPU Kernel
 - DMA Transfer (device → host)
- 8. Release Device Memory










L2 Cache




- 1. Build & Load GPU Kernel
- 2. Allocate Device Memory
- 3. Enqueue DMA Transfer (host → device)
- 4. Setup Kernel Arguments
- 5. Enqueue Execution of GPU Kernel
- 6. Enqueue DMA Transfer (device → host)
- 7. Synchronize the command queue
 - DMA Transfer (host → device)
 - Execution of GPU Kernel
 - DMA Transfer (device → host)
- 8. Release Device Memory








L2 Cache




Basic idea to utilize GPU

- Simultaneous (Asynchronous) execution of CPU and GPU
- Minimization of data transfer between host and device




Back to the PostgreSQL world



Re-definition of SQL/MED

- SQL/MED (Management of External Data)
 - External data source performing as if regular tables
 - Not only "management", but external computing resources also




Introduction of PG-Strom

- PG-Strom is ...
 - A FDW extension of PostgreSQL, released under the GPL v3. https://github.com/kaigai/pg_strom
 - Not a stable module, please don't use in production system yet.
 - Designed to utilize GPU devices for CPU off-load according to their characteristics.
- Key features of PG-Strom
 - Just-in-time pseudo code generation for GPU execution
 - Column-oriented internal data structure
 - Asynchronous query execution
 - Reduction of response-time dramatically!

Asynchronous Execution using CPU/GPU (1/2)

- CPU characteristics
 - Complex Instruction, less parallelism
 - Expensive & much power consumption per core
 - I/O capability
- GPU characteristics
 - Simple Instruction, much parallelism
 - Cheap & less power consumption per core
 - Device memory access only (except for integrated GPU)
- "Best Mix" strategy of PG-Stom
 - CPU focus on I/O and control stuff.
 - GPU focus on calculation stuff.

Asynchronous Execution using CPU/GPU (2/2)



: Scan tuples on shared-buffers


: Execution of the qualifiers

So what, How fast is it?


```
postgres=# SELECT COUNT(*) FROM rtbl
           WHERE sqrt ((x-256)^2 + (y-128)^2) < 40;
 count
 100467
Time: 7668.684 ms
postgres=# SELECT COUNT(*) FROM ftbl
           WHERE sqrt ((x-256)^2 + (y-128)^2) < 40;
 count
 100467
                         Accelerated!
(1 row)
Time: 857.298 ms
```

- CPU: Xeon E5-2670 (2.60GHz), GPU: NVidia GeForce GT640, RAM: 384GB
- Both of regular rtbl and PG-Strom ftbl contain 20milion rows with same value

Architecture of PG-Strom



23





Regularly, we should avoid branch operations on GPU code

```
result = 0;
if (condition)
  result = a + b;
else
  result = a - b;
return 2 * result;
```

```
global
void kernel_qual(const int commands[],...)
  const int *cmd = commands;
 while (*cmd != GPUCMD TERMINAL COMMAND)
    switch (*cmd)
      case GPUCMD CONREF INT4:
        regs[*(cmd+1)] = *(cmd + 2);
        cmd += 3;
        break;
      case GPUCMD VARREF INT4:
        VARREF TEMPLATE (cmd, uint);
        break;
      case GPUCMD OPER INT4 PL:
        OPER ADD TEMPLATE (cmd, int);
        break;
```



Regularly, we should avoid branch operations on GPU code

```
result = 0;
if (condition)
  result = a + b;
else
  result = a - b;
return 2 * result;
```

```
global
void kernel qual(const int commands[],...)
 const int *cmd = commands;
 while (*cmd != GPUCMD TERMINAL COMMAND)
    switch (*cmd)
      case GPUCMD CONREF INT4:
        regs[*(cmd+1)] = *(cmd + 2);
        cmd += 3;
        break;
      case GPUCMD VARREF INT4:
        VARREF TEMPLATE (cmd, uint);
        break;
      case GPUCMD OPER INT4 PL:
        OPER ADD TEMPLATE (cmd, int);
        break;
```



Regularly, we should avoid branch operations on GPU code

```
result = 0;
if (condition)
  result = a + b;
else
  result = a - b;
return 2 * result;
```

```
global
void kernel qual(const int commands[],...)
 const int *cmd = commands;
 while (*cmd != GPUCMD TERMINAL COMMAND)
    switch (*cmd)
      case GPUCMD CONREF INT4:
        regs[*(cmd+1)] = *(cmd + 2);
        cmd += 3;
        break;
      case GPUCMD VARREF INT4:
        VARREF TEMPLATE (cmd, uint);
        break;
      case GPUCMD OPER INT4 PL:
        OPER ADD TEMPLATE (cmd, int);
        break;
```



Regularly, we should avoid branch operations on GPU code

```
result = 0;
if (condition)
  result = a + b;
else
  result = a - b;
return 2 * result;
```

```
global
void kernel qual(const int commands[],...)
 const int *cmd = commands;
 while (*cmd != GPUCMD TERMINAL COMMAND)
    switch (*cmd)
      case GPUCMD CONREF INT4:
        regs[*(cmd+1)] = *(cmd + 2);
        cmd += 3;
        break:
      case GPUCMD VARREF INT4:
        VARREF TEMPLATE (cmd, uint);
        break;
      case GPUCMD OPER INT4 PL:
        OPER ADD TEMPLATE (cmd, int);
        break;
```




Regularly, we should avoid branch operations on GPU code

```
result = 0;
if (condition
  result = a + b;
else
  result = a - b;
```


```
global
void kernel_qual(const int commands[],...)
 const int *cmd = commands;
 while (*cmd != GPUCMD TERMINAL COMMAND)
    switch (*cmd)
      case GPUCMD CONREF INT4:
        regs[*(cmd+1)] = *(cmd + 2);
        cmd += 3;
        break;
      case GPUCMD VARREF INT4:
        VARREF TEMPLATE (cmd, uint);
        break:
      case GPUCMD OPER INT4 PL:
        OPER ADD TEMPLATE (cmd, int);
        break;
```

OT: Why "pseudo", not native code




Save the bandwidth of PCI-Express bus

- E.g) SELECT name, tel, email, address FROM address_book WHERE $sqrt((pos_x 24.5)^2 + (pos_y 52.3)^2) < 10;$
- → No sense to fetch columns being not in use




Data density & Column-oriented structure (1/3)



Data density & Column-oriented structure (2/3)

```
postgres=# CREATE FOREIGN TABLE example
             (a int, b text) SERVER pg strom;
CREATE FOREIGN TABLE
postgres=# SELECT * FROM pgstrom shadow relations;
                              | relkind |
 oid
              relname
                                          relsize
16446 | public.example.rowid | r
16449 I
        public.example.idx
                                               8192
16450 | public.example.a.cs
16453 | public.example.a.idx |
                                               8192
16454 | public.example.b.cs
                                               8192
16457 |
        public.example.b.idx |
         public.example.seq
                                               8192
16462 |
                                S
(9 rows)
postgres=# SELECT * FROM pg strom."public.example.a.cs" ;
rowid | nitems | isnull | values
   ----+------+------+----
(0 rows)
```

Data density & Column-oriented structure (2/3)




Demonstration




Key features towards upcoming v9.3 (1/2)

- Extra Daemon
 - It enables extension to manage background worker processes.
 - Pre-requisites to implement PG-Strom's GPU control server
 - Alvaro submitted this patch on CommitFest:Nov.




Key features towards upcoming v9.3 (2/2)


- Writable Foreign Table
 - It enables to use usual INSERT, UPDATE or DELETE to modify foreign tables managed by PG-Strom.
 - KaiGai submitted a proof-of-concept patch to CommitFest:Sep.
 - In-core postgresql_fdw is needed for working example.



More Rapidness (1/2) – Parallel Data Load



More Rapidness (2/2) - TargetList Push-down



- Pseudo column hold "computed" result, to be just referenced
- Performs as if extra columns exist in addition to table definition

We need you getting involved

Project was launched from my personal curiousness,

So, it is uncertain how does PG-Strom fit "real-life" workload.

We definitely have to **find out** attractive usage of PG-Strom



Summary

- Characteristics of GPU device
 - Inflexible instructions, but much higher parallelism
 - Cheap & small power consumption per computing capability
- PG-Strom
 - Utilization of GPU device for CPU off-load and rapid response
 - Just-in-time pseudo code generation according to the given query
 - Column-oriented data structure for data density on PCI-Express bus
 - → In the result, dramatic shorter response time
- Upcoming development
 - Upstream
 - Extra daemons, Writable Foreign Tables
 - Extension
 - Move to OpenCL rather than CUDA
- Your involvement can lead future evolution of PG-Strom

Any Questions?



Thank you

ありがとうございました THANK YOU DĚKUJEME DANKE **MERCI** GRAZIE **GRACIAS**



Empowered by Innovation

