CSE140: Components and Design Techniques for Digital Systems

Register Transfer Level (RTL) Design

Instructor: Mohsen Imani

Slides from Tajana Simunic Rosing


CAPE

CAPEs are out!!!

https://cape.ucsd.edu/students/

Please submit your evaluations !!!!
Your feedback is very important, please take
the time to fill out the survey.

3D Xpoint Memory



About the final

~150 minutes Final Exam


Bring one 8 ½ x 11" paper with handwritten notes, but nothing else

Problems including (but not limited to):

- ALU design
- ALU components (shifters, adders, etc.)
- FSM
 - Moore, Mealy, design of FSM using state table, excitation table
- Timing constraints
- RTL design and HLSM

ALU: Arithmetic Logic Unit


Designing an Arithmetic Logic Unit




•	ALU Control Lines (ALUop)	<u>Function</u>
	- 000	And
	- 001	Or
	- 010	Add
	- 110	Subtract
	– 111	Set-on-less-than

A One Bit ALU


This 1-bit ALU performs AND, OR, and ADD






A 32-bit ALU

1-bit ALU




32-bit ALU




Subtract – We'd like to implement a means of doing A-B (subtract) but with only minor changes to our hardware. How?


- 1. Provide an option to use bitwise NOT A
- 2. Provide an option to use bitwise NOT B
- 3. Provide an option to use bitwise A XOR B
- 4. Provide an option to use 0 instead of the first CarryIn
- 5. Provide an option to use 1 instead of the first CarryIn

Selection	Choices
A	1 alone
В	Both 1 and 2
C	Both 3 and 4
D	Both 2 and 5
E	None of the above





Full 32-bit ALU




what signals accomplish ADD?					
	<u>Binvert</u>	CIn	Oper		
A	1	0	2		
В	0	1	2		
C	1	1	2		
D	0	0	2		
E	NONE OF	THE.	ABOVE		


sign bit (adder output from bit 31)

Binvert Operation CarryIn ➤ Result Less CarryOut


Full 32-bit ALU



sign bit (adder output from bit 31)



Full 32-bit ALU





Little more intense – can you get this?

what signals accomplish SUB?				
	<u>Binvert</u>	CIn	<u>Oper</u>	
A	1	0	2	
В	0	1	2	
C	1	1	2	
D	0	0	2	
E	NONE OF	THE.	ABOVE	

sign bit (adder output from bit 31)

Arithmetic Logic Unit – Example 2






F _{2:0}	Function
000	A & B
001	A B
010	A + B
011	Not used
100	A & ~B
101	A ~B
110	A - B
111	Not used


х	у	z	ОР
0	0	0	A + B
0	0	1	A - B
0	1	0	A + A
0	1	1	A < B
1	0	0	A * 4
1	0	1	A / 4
1	1	0	Reverse (A)
1	1	1	2-complement (B)

Design an ALU with two 8bit inputs A and B that has three control bits xyz and implements the operations described in the table


X	у	Z	ОР
0	0	0	A + B
0	0	1	A - B
0	1	0	A + A
0	1	1	A < B
1	0	0	A * 4
1	0	1	A / 4
1	1	0	Reverse (A)
1	1	1	2-complement (B)




х	у	z	ОР
0	0	0	A + B
0	0	1	A - B
0	1	0	A + A
0	1	1	A < B
1	0	0	A * 4
1	0	1	A / 4
1	1	0	Reverse (A)
1	1	1	2-complement (B)



X	у	z	ОР
0	0	0	A + B
0	0	1	A - B
0	1	0	A + A
0	1	1	A < B
1	0	0	A * 4
1	0	1	A / 4
1	1	0	Reverse (A)
1	1	1	2-complement (B)



Design of a new FF (waveforms)




Q(t)	Х	Q(t+1)
0	0	
0	1	
1	0	
1	1	


Design of a new FF

$$Q(t+1) = Q(t)'x' + Q(t)x$$


Q(t)	Х	Q(t+1)
0	0	1
0	1	0
1	0	0
1	1	1




Problem: FSM from circuit to state diagram




Problem: FSM from circuit to state diagram




Problem: FSM from circuit to state diagram



Q0 a	D0	у
0 0	1	0
0 1	0	1
1 0	0	1
11	0	1




Qo\a	0	1
0	1,0	0,1
1	0,1	0,1





Problem: FSM from word description to state diagram

A microwave oven has 3 modes of operation when it is on: High temperature (H), Low temperature (L) and Defrost (D). A 1-bit input signal X is controlled by a button. Whenever the button is pressed, X changes its value. When the oven is off, X = 1 will make it switch on to D mode. After that, every time X changes its value, the oven goes to L, then H the off again.


- a. Is it a Moore or a Mealy machine?
- b. How many states does it have? How many bits are required to represent them?
- c. Draw the state diagram








Problem: FSM from state diagram to circuit



Q1Q0\A	0	1
00	00, 1	10, 1
01	00, 0	00, 0
10	11, 0	11, 0
11	01, 1	11, 0

Q1Q0 A	D1	D0	Υ
000	0	0	1
001	1	0	1
010	0	0	0
011	0	0	0
100	1	1	0
101	1	1	0
110	0	1	1
111	1	1	0



Q1Q0\A	0	1
00	00, 1	10, 1
01	00, 0	00, 0
10	11, 0	11, 0
11	01, 1	11, 0

Q1Q0 A	D1	D0	Y
000	0	0	1
001	1	0	1
010	0	0	0
011	0	0	0
100	1	1	0
101	1	1	0
110	0	1	1
111	1	1	0

D0 = Q1

Q1 \ Q0A	00	01	11	10
0	0	0	0	0
1	1	1	1	1


D1 = Q1Q0' + Q1A + Q0'A

Q1 \ Q0A	00	01	11	10
0	0	1	0	0
1	1	1	1	0

Y = Q1'Q0' + Q1Q0A'

Q1 \ Q0A	00	01	11	10
0	1	1	0	0
1	0	0	0	1

Q1Q0 A	D1	D0	Υ
000	0	0	1
001	1	0	1
010	0	0	0
011	0	0	0
100	1	1	0
101	1	1	0
110	0	1	1
111	1	1	0



Circuit timing recap

Gate:

- minimum (contamination) delay : t_cd
- maximum (propagation) delay : t_pd

D-FF:

- Input:
 - Setup: t_setup
 - Hold: t_hold
- Output:
 - Minimum (contamination) delay : t_ccq
 - Maximum (propagation) delay : t_pcq

Time constraints

Setup time constraints:

Hold time constraints:


Time constraints with skew

```
Setup time constraints:
```

Hold time constraints:


```
t_ccq + t_cd > t_hold + t_skew
t_cd > t_hold + t_skew - t_ccq
```

Timing constraints example



D-FF:

Timing constraints example



D-FF:

$$- t_cq = 40$$

$$- t_pcq = 60$$

-
$$t_setup = 70$$

$$- t_hold = 80$$

Gates:

AND:

$$- t_pd = 40$$

$$- t_cd = 30$$

OR:

-
$$t_pd = 40$$

$$- t_cd = 30$$


NOT:

$$- t_pd = 30$$

$$- t_cd = 20$$

Sources: TSR, Katz, Boriello, Vahid, Perkowski

Timing constraints example




Setup time constraints:

$$T_c t_pcq + t_pd + t_setup$$

$$T_c$$
 (60) + (3*40 + 30) + 70

Hold time constraints:

Timing constraints example



Setup time constraints with skew:


What is the maximum t_skew that can be tolerated before having a setup timing error with a frequency of 3 GHz?


$$T_c = 1 / f = 1 / 3e9 = 333ps$$

$$T_c = t_pcq + t_pd + t_setup + t_skew$$

333 -
$$(60)$$
 - $(3*40 + 30)$ - 70 t_skew

CPU Control and Datapath Execute Instruction Set





CPU Components – Single Cycle Execution


Assumptions:


- Every machine language instruction happens in 1 Clock Cycle
- MIPS architecture
 - Microprocessor without interlocked pipeline stages
 - reg-reg architecture: all operands must be in registers (total 24)
 - 3 Instruction Types; each instruction 32 bits long
 - 1. R-type: all data in registers (most arithmetic and logical) e.g. add \$s1, \$s2, \$s3
 - 2. I-type: branches, memory transfers, constants e.g. beq \$s1, \$s2, Label; lw \$s1, 32(\$s2)
 - 3. J-type: jumps and calls e.g. j Label;


add \$s0, \$s1, \$s2


000000	10001	10010	10000	00000	100000
0	17	18	16	0	32 40


R-type Instruction: reg-reg ALU ops (e.g. add, and)













I-Type: Store Instruction





SW \$S1, 32(\$S2)


SW RT, #(**RS**)

Note: same as x86 MOV [ebx+32], eax










I-Type: Conditional Branch



Source Register 1 (attached to "Read Register 1" input)


Source register 2 (attached to "Read Register 2" input)


BEQ Source1, Source2, Offset


BEQ \$S1, \$S2, 100 = AL

4 17 18 25 = ML (in binary)

Word Offset, which we multiply by 4 (via <<2) to get Bit Offset, then add to PC+4 to get the address of the instruction to which we branch if RS = RT) "PC-relative address"







J-Type: Unconditional Branch

JMP/JAL Instruction

OPCODE = 2 or 3

BRANCH TARGET ADDRESS

31-26

25-0

J Offset

J 10000 = AL

 $2\ 2500 = ML (in binary)$

Actual Address (in words) which we multiply by 4 (<<2) to get 28-Bit Address, then concatenate to upper 4 bits of PC+4 to get the 32-bit addresss of instruction to which we branch unconditionally

