
Kairi Kozuma GTID: 903050898 ECE 3056 04/01/2016

Assignment 4 Design and Verification Report

# **Design: Modifications to Datapath**



**Figure 1.** Modified pipeline datapath with forwarding to EX stage and load to use hazard detection and stall insertion.

#### I. Modified VHDL Modules

A. Add register Rs address and register Rt address in pipe\_reg2.vhd, which is the ID/EX pipeline register.

B. Create a forwarding unit module ps\_forwarding.vhd that outputs the appropriate Rs and Rt value to the EX stage. Check if forwarding is necessary by using Rs and Rt register addresses from EX, write register address from MEM and WB, regwrite signal from MEM and WB, and memory related signals from WB. Use a multiplexor to output the correct Rs and Rt values to EX.

C. Instantiate the forwarding unit in spim\_pipe.vhd and connect necessary signals from the EX, MEM, and WB stages to implement forwarding.

D. Create a stalling unit module ps\_stalling.vhd that detects load to use hazards and inserts a stall if necessary. Latch the inputs on falling edge to generate a load\_use\_stall internal signal half a clock behind, in order to prevent resetting on a pipeline registers on a rising edge. Output the clock\_if\_id signal, which is a clock signal that is turned off when a load to use stall is detected. Output a stall\_or\_reset signal, which is asserted when load\_use\_stall or reset is asserted.

E. Connect the clock\_if\_id signal to the IF stage and IF/ID pipeline register. Connect the stall or reset signal to ID/EX pipeline register.


### **II. Implementation Steps**

### Forwarding to EX Stage Implementation

- 1. Set internal signal forwardA to:
  - "10" if mem\_RegWrite is asserted, mem\_wreg\_addr is not "0" and equal to ex\_rs\_address. Represents forwarding from MEM stage.
  - "01" if wb\_RegWrite is asserted, wb\_wreg\_addr is not "0" and equal to ex\_rs\_address. Represents forwarding from WB stage, only if no forwarding from the MEM stage.
  - "00" otherwise, representing no forwarding.
- 2. Use a multiplexor to choose between the mem\_alu\_result, wb\_alu\_result, wb\_memory\_data, and ex\_register\_rs (value fetched from register). The forwardA signal is used to choose between the values. Another signal, wb\_memory\_data, is used to determine which WB stage value to forward.
- 3. Do steps 1 through 4 for register Rt, with internal signal forwardB.
- 4. Output the value chosen by multiplexor to use in the EX stage.

### **Load to Use Hazard Detection and Stall Insertion Implementation**

- 1. Latch id\_rs\_address, id\_rt\_address, ex\_memread, and ex\_wreg\_addr on the falling edge.
- 2. Generate an internal load\_use\_stall signal, asserted when ex\_memread is "1", ex wreg addr is not "0", and ex wreg addr is equal to id rs address or id rt address.
- 3. Output a clock\_if\_id signal that is deasserted when load\_use\_stall is asserted, turning off the clock for the IF and ID stage.
- 4. Output a stall\_or\_reset signal, which is asserted when load\_use\_stall or reset signal is asserted. Flushes the ID/EX pipeline register to insert a stall.



**Figure 2.** Screen trace of sample program, showing forwarding to EX stage and load to use hazard detection with stall insertion. Expected register values are shown in the white box.

## IV. CPI of Sample Program

```
Unmodified datapath: CPI = 29 cycles / 23 Instructions = 29/23 = 1.2609
add $7, $4, $5
nop
nop
add $6, $7, $4
nop
nop
nop
nop
nop
lw $2, 12($0)
lw $3, 14($0)
nop
nop
add $1, $2, $3
nop
nop
nop
nop
nop
add $2, $0, $0
add $3, $0, $0
nop
nop
add $1, $2, $3
nop
nop
nop
nop
nop
Modified datapath: CPI = 24 cycles / 23 Instructions = 24/8 = 1.0435. Reduction of .2147 CPI.
add $7, $4, $5
add $6, $7, $4
nop
nop
nop
nop
nop
lw $2, 12($0)
lw $3, 14($0)
<stall>
add $1, $2, $3
nop
nop
nop
nop
nop
add $2, $0, $0
add $3, $0, $0
add $1, $2, $3
nop
nop
nop
nop
nop
```