


```
Q2:
i)
          module tflipflop(
 23 🖯
 24
              input t,
 25
              input clk,
 26
               input rst,
 27
               output z
 28
              );
 29
 30
           reg CS, NS;
 31
           parameter zero = 0;
 32
           parameter one = 1;
 33
 34 🗇
          always @ (posedge clk, negedge rst) begin
 35 ⊝
           if (rst == 1'b0) begin NS <= 0; CS <=0; end
 36 □
            else begin
 37 🖨
            CS <= NS; end
 38 🗀
             end
 39
 40
 41 🖯 🔾 always@(CS, t) begin
 42 🖯
          case (CS)
 43
            zero: NS = t? one : zero;
 44
             one: NS = t? zero : one;
 45
             default: NS = zero;
 46 🖨
             endcase
 47 🖨
             end
       O assign z = (CS == one);
         endmodule
```



0.200 ns

iii) Optional: Simulator Waveform

Name	value	0.000 113	·	10.000	20.000			100
₩t	Х							\vdash
[™] clk	0							
¼ rst	1							
l₀ z	X							
Q3:								
i) Table	9							

CNT[1]

0

CNT[0]

0

0

CNT[3]

	0	0	1
0	0	1	l
	\	l	1
	\	\	1
	((0
, ,	(0	6
, ,	0	0	\bigcirc
0	0	0	0
ii) Verilog			
22 23 🖯 modu	le QCounter #(p	arameter wordsi	ize = 4) (

output reg [wordsize-1:0]CNT

always @ (posedge CLK, posedge RST)

CNT[2]

0

input CLK,

input RST,

);

26 : 27 : 28 : 29 \bigcirc \bigcirc

24

25

27

```
30 ⊝ ○
                         if (RST) CNT<= 0;
31 🖨
                         else begin
32 | O
                             CNT <= {CNT[wordsize-2:0], ~CNT[3]};</pre>
33 🖨
                         end
34 :
35 🗀
          endmodule
36
iii) Test Bench
22
23 🖯
         module QCounter_tb;
24
             reg CLK, RST =1;
25
              wire [3:0]CNT;
26
```

```
29
         .RST (RST),
30
         .CNT (CNT)
31
         );
32
33 🖯
         initial begin
34
     CLK=0;
     O forever #5 CLK=~CLK;
35 !
36 ⊝
         end
37 :
38 ⊖
         initial begin
39 i
     $monitor("CNT = ", CNT);
     O #2 RST =0;
40 ;
     →#100; $finish;
41
42 🖨
         end
43 ⊝
         endmodule
iv) Simulation Waveforms
              0.000 ns
             0.000 ns
                        20.000 ns
        Value
 Name
  U CLF 0
```

:3 □ module moore_fsm (

QCounter UUT (

.CLK(CLK),

⊌ RST 1	
> & C] 0000	X 0001 X 0011 X 0111 X 1111 X 1110 X 1100 X 1000 X 0000 X 0001 X 0
Q4:	

40.000 ns

|60.000 ns

|80.000 ns

```
input D,
4
15
        input clk,
        output z
6
17 );
18 | parameter a = 2'd0, b = 2'd1, c = 2'd2, d = 2'd3;
.9
10 | reg [1:0] CS, NS;
1  always @(posedge clk) //edge sensitive behavior
12 @ begin CS<= NS; end
i3 □ always @(CS, D) begin //level-sensitive behavior
       NS = a; //default state
4
15 🖯
       case (CS)
           a : NS = D ? c:b;
7
          b : NS = D ? d:c;
18
          c : NS = D ? d:b;
           d : NS = D ? a:c;
19
0 🗇
        endcase
11 😑 end
|2| assign z = (CS == b | c);
3 ← endmodule
```