

DESIGN AND IMPLEMENTAION OF A DDR SDRAM CONTROLLER FOR SYSTEM ON CHIP

Magnus Själander

Contents

- Double Data Rate Interfaces
- DDR SDRAM Architecture and Functionality
- DDR Memory Controller
- Data Resynchronization
- Floorplan and Place & Route
- Future Work
- Conclusion

Double Data Rate Interfaces

New


- Data Transmissions on rising and falling edge
- Data Strobe

Advantages

- Time of Flight
- Clock Skew
- Pin Count
- Bandwidth


Disadvantage

- Synchronization




SDRAM Architecture

- Four Banks
- Row and Column Select Lines
- 1T Memory Cells
- Sense Amplifiers
- Global Data Path




DDR SDRAM Architecture

- 2n-prefetch
- Delay Lock Loop



DDR SDRAM Improvements

- Long Delay in Column Decode and Data Lines
- Added a Delay Lock Loop to Increase Clock Frequency



DDR SDRAM Commands


Same Commands as for Standard SDRAM

- READ
- WRITE
- ACTIVATE
- PRECHARGE
- REFRESH
- MRS (Mode Register Set)


Added

- EMRS (Extended MRS)


DDR SDRAM Memory Controller




Core Memory Controller



AHB Interface




Arbiter





Capturing the Data

- Phase Shift the Data Strobe
- Resynchronize the Data





Phase Shift the Data Strobe

- Delay Lock Loop
- Inverter Delay
- PCB Line Delay
- Programmable Delay Line with Temperature Sensing




Synchronization of the Data

One Flip-Flop for each Flank to Sample





Do not care

Synchronization of the Data Continued




Synchronization of the Data Continued


Simplified Phase Detector



Floorplan



Place & Route



Future Work

- Improved Refresh Handling
- Attempt to Reduce Initial Latency for Bursts
- Improved Buffer Handling

Conclusion

- Working Implementation
- Smaller Changes to Improve Performance
- Highlights Difficulties and Solutions

Questions ?