EE309 Microprocessors IITB-RISC-22 Design Document

Team:

Hardik Panchal-200070054

Kaiwalya Joshi-20D070043

Tejas Pravin Amritkar- 20D070081

Vagadia Yash Dinesh-20D070086

Hardware Flowcharts:

PC -> IM.A(Instruction memory),ALU.A	So
K -> ALU.B	
ALU.C->T	
IM.D->IR	

T->PC	S ₃
$IR_{11-9} -> RF_A1$	
IR ₈₋₆ -> RF_A2	
RF_D1 -> ALU.A	
RF_D2 ->1SL(shift left)-> ALU.B	
$AL\overline{U}.C \rightarrow T$	
. –	

$$\begin{array}{ll} \text{T->PC} & \text{S7} \\ \text{IR}_{5\text{-}0} -> \text{SE}_{6\text{-}16} -> \text{ALU.A} \\ \text{IR}_{8\text{-}6} -> \text{RF_A1} \\ \text{RF_D1} -> \text{ALU.B} \\ \text{ALU.C} -> \text{T} \\ \end{array}$$

T->IM.A	S9
$IR_{11-9} -> RF_A2$	
RF_D2 -> DM.A	

PC->IM.A	S10
IM.D -> IR	

IR ₁₁₋₉ -> RF_A2	S11
$IR_{8-6} -> RF_A_1$	
RF_D1 -> ALU.A	
RF_D2 -> ALU.B	
ALU.C -> T	

$$\begin{array}{c} \text{PC} -> \text{ALU.B} \\ \text{IR}_{8\text{-o}} -> \text{SE9-16} -> \text{ALU.A} \\ \text{ALU.C} -> \text{T} \\ \text{RF_D1} -> \text{ALU.A} \\ \text{RF_D2} -> \text{ALU.B} \\ \text{ALU.C} -> \text{T} \end{array}$$

IR ₈₋₆ -> RF_A2	S16
RF_D2 -> PC	

$IR_{11-9} -> RF_A1$	S17
IR ₈₋₀ -> SE9-16 -> ALU.A	ĺ
RF_D1 -> ALU.B	
ALU.C -> T	

T->PC	S18
$IR_{7-0} -> T2$	
$IR_{11-9}^{'} -> RF_A1$	
RF_D1 ->T3	

T-> T ₃	S21
B -> T2	

T4 -> INC	S22
-----------	-----


INC -> T4	S23
B -> T2	

T3 -> memA T4 -> RFA2, INC RFD2 -> memD T2 -> 1S(R)


Instructions:


- 1. ADD:(0001)=>(S0,S1,S2)
- 2. ADZ:(0001)=>(S0,S1,S2)
- 3. ADC:(0001)=>(S0,S1,S2)
- 4. ADL: (0001)=>(S0,S3,S2)
- 5. ADI(0000)=>(S0,S4,S5)
- 6. NDU:(0010)=>(S0,S1,S2)
- 7. NDC:(0010)=>(S0,S1,S2)
- 8. NDZ: (0010) = > (S0,S1,S2)
- 9. LHI:(0100)=>(S0,S13,S6)
- 10. LW:(0111)=>(S0,S7,S8)
- 11. SW: (0101)=>(S0,S7,S9)
- 12. LM: (1100)=>(So,S18, {If Tf=1 then S19,S20,S21 loop} {if Tf=0 then S22, S23, S19})
- 13. SM: (1101)=>(S0,S18, {If Tf=1 then S24,S20,S21 loop} {if Tf=0 then S22, S23})
- 14. BEQ: (1000)=>(S10,S11, {if z==1 then S12, S13} else {S0})
- 15. JAL: (1001) =>(S0,S14,S15,S13)
- 16. JLR: (1010)=>(S0,S14,S16)
- 17. JRI: (1011)=>(S0,S17,S13)

Datapath Design:




RTL viewer:





State Transition Diagram:



State Transition Table:

Source State	Destination State	Condition
rst	S10	(!opcode[0]).(!opcode[1]).(!opcode[2]).(opcode[3]).(!reset)
rst	rst	(reset)
rst	S0	(!opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(!reset) + (!opcode[0]).(!opcode[1]).(!reset) + (opcode[0]).(!reset) + (opcode[0]).(!reset)
S0	S18	(!opcode[1]).(opcode[2]).(opcode[3]).(!reset)
S0	S17	(opcode[0]).(opcode[1]).(!opcode[2]).(opcode[3]).(!reset)
S0	S14	(!opcode[0]).(opcode[1]).(!opcode[2]).(opcode[3]).(!reset) + (opcode[0]).(!opcode[1]).(!opcode[2]).(opcode[3]).(!reset)
S0	S13	(!opcode[0]).(!opcode[1]).(opcode[2]).(!opcode[3]).(!reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(!condition[0]).(condition[1]).(!Carry_flag).(!reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(condition[0]).(!condition[1]).(!Z).(!reset) + (opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(!condition[0]).(condition[1]).(!Carry_flag).(!reset) + (opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(condition[0]).(!condition[1]).(!Z).(!reset)
S0	S7	(opcode[0]).(opcode[2]).(!opcode[3]).(!reset)
S0	S4	(!opcode[0]).(!opcode[1]).(!opcode[2]).(!reset)
S0	S3	(opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(condition[0]).(condition[1]).(!reset)

S0	rst	(!opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(reset) + (!opcode[0]).(!opcode[1]).(!opcode[2]).(opcode[3]) + (!opcode[0]).(!opcode[1]).(opcode[2]).(reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(!condition[0]).(reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(condition[0]).(!condition[1]).(reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(reset) + (opcode[0]).(reset)
S0	S0	(!opcode[0]).(opcode[1]).(opcode[2]).(!reset) + (opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(!reset) + (opcode[0]).(opcode[1]).(opcode[2]).(opcode[3]).(!reset)
S0	S1	(!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(!condition[0]).(!condition[1]).(!reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(!condition[0]).(condition[1]).(Carry_flag).(!reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(condition[0]).(!condition[1]).(Z).(!reset) + (opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(!condition[0]).(!condition[1]).(Carry_flag).(!reset) + (opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(condition[0]).(!condition[1]).(Z).(!reset) + (opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(condition[0]).(!condition[1]).(Z).(!reset)
S1	S2	(!reset)
S1	rst	(reset)
S2	rst	
S3	S2	(!reset)
S3	rst	(reset)
S4	S5	(!reset)
S4	rst	(reset)

S5	rst	
S6	rst	
S7	S9	(opcode[0]).(!opcode[1]).(opcode[2]).(!opcode[3]).(!reset)
S7	S8	(opcode[0]).(opcode[1]).(opcode[2]).(!opcode[3]).(!reset)
S7	S7	(!opcode[0]).(!reset) + (opcode[0]).(!opcode[2]).(!reset) + (opcode[0]).(opcode[2]).(opcode[3]).(!reset)
S7	rst	(reset)
S8	rst	
S9	rst	
S10	S11	(!reset)
S10	rst	(reset)
S11	S12	(Z).(!reset)
S11	rst	(reset)
S11	S0	(!Z).(!reset)
S12	S13	(!reset)
S12	rst	(reset)
S13	S13	(!opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(!reset) + (!opcode[0]).(!opcode[1]).(opcode[2]).(opcode[3]).(!reset) +

		(!opcode[0]).(opcode[1]).(!reset) + (opcode[0]).(!opcode[2]).(!opcode[3]).(!reset) + (opcode[0]).(opcode[2]).(!reset)
S13	S6	(!opcode[0]).(!opcode[1]).(opcode[2]).(!opcode[3]).(!reset)
S13	rst	(!opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(reset) + (!opcode[0]).(!opcode[1]).(!opcode[2]).(opcode[3]) + (!opcode[0]).(!opcode[1]).(opcode[2]).(reset) + (!opcode[0]).(opcode[1]).(reset) + (opcode[0]).(!opcode[2]).(!opcode[3]).(reset) + (opcode[0]).(!opcode[2]).(opcode[3]) + (opcode[0]).(opcode[2]).(reset)
S14	S16	(!opcode[0]).(opcode[1]).(!opcode[2]).(opcode[3]).(!reset)
S14	S15	(opcode[0]).(!opcode[1]).(!opcode[2]).(opcode[3]).(!reset)
S14	S14	(!opcode[0]).(!opcode[1]).(!reset) + (!opcode[0]).(opcode[1]).(!opcode[2]).(!opcode[3]).(!reset) + (!opcode[0]).(opcode[1]).(opcode[2]).(!reset) + (opcode[0]).(!opcode[1]).(!opcode[2]).(!opcode[3]).(!reset) + (opcode[0]).(!opcode[1]).(opcode[2]).(!reset) + (opcode[0]).(opcode[1]).(!reset)
S14	rst	(reset)
S15	S13	(!reset)
S15	rst	(reset)
S16	rst	
S17	S13	(!reset)
S17	rst	(reset)
S18	S24	(!opcode[0]).(!opcode[1]).(!opcode[2]).(tf).(!reset) + (!opcode[0]).(!opcode[1]).(opcode[2]).(!opcode[3]).(tf).(!reset) + (!opcode[0]).(opcode[1]).(tf).(!reset) + (opcode[0]).(tf).(!reset)

S18	S22	(!tf).(!reset)
S18	S19	(!opcode[0]).(!opcode[1]).(opcode[2]).(opcode[3]).(tf).(!reset)
S18	rst	(reset)
S19	S20	(!reset)
S19	rst	(reset)
S20	S21	(!reset)
S20	rst	(reset)
S21	S22	(!opcode[0]).(!opcode[1]).(!opcode[2]).(!T4_Z).(!reset) +
S21	S19	(!opcode[0]).(!opcode[1]).(opcode[2]).(opcode[3]).(tf).(!T4_Z).(!reset)
S21	rst	(!T4_Z).(reset) + (T4_Z)
S22	S23	(!reset)
S22	rst	(reset)
S23	S22	(!opcode[0]).(!opcode[1]).(!opcode[2]).(!T4_Z).(!reset) +
S23	S19	(!opcode[0]).(!opcode[1]).(opcode[2]).(opcode[3]).(tf).(!T4_Z).(!reset)

S23	rst	(!T4_Z).(reset) + (T4_Z)
S24	S20	(!reset)
S24	rst	(reset)

Control Word:

Bit No.		s0	s1	s2	s3	s4	s5	s6	s7	s8	s9	s10	s11	s12	s13	s14	s15	s16	s17	s18	s19	s20	s21	s22	s23	s24
0	m1 sel line	0	0	х	0	1	x	х	1	x	x	0	1	0	х	x	0	x	0	0	X	х	х	х	x	x
1	in serime		1	Х	1	0	х	Х	0	х	X	0	0	0	Х	х	0	х	1	1	Х	х	х	х	Х	х
2	m2 sel line	Х	0	Х	0	X	Х	X	Х	х	-	X	0	Х	Х	X	X	0	X	X	X	Х	Х	Х	X	1
3	IIIZ Sel lille	X	0	X	0	X	X	X	X	X	_	X	1	X	X	X	X	0	X	X	X	Х	X	Х	X	0
4	m3 sel line	X	1	0	1	1	0	0	1	0	+	X	X	X	1	0	X	1	X	1	1	Х	X	Х	X	X
5		X	0	1	0	0	0	0	0	0	-	Х	X	X		0	X	0	X	0	1	X	X	X	X	X
<u>6</u> 7	m4 sel line		1	0	1	0	1	0	1	0	+	X	X	X		1	X	1	X	1	0	X	X	X	X	X
8	DE D2	0 0	1	1	1	1	1	1	1	4	+	X	X	0 0	_		X	1	X	1	4	0 0	X	X	0 0	0 0
9	RF-D3 read enable	1	1	X	1	0	X	X	0	X	0 x	0	0	0	0 x	0 x	1	X	0	X	X	0	0 x	0 x	X	X
10	alu A - mux A	0	0	X	0	0	X	X	0	X	_	X	0	0	X	X	1	X	1	X	X	1	X	X	X	X
11	alu A - write enable	1	1	Ô	1	1	Ô	Ô		ô		Ô	1	1	Ô	Ô	1	Ô	1	Ô	Ô	1	Ô	ô	Ô	Ô
12	-l. D D	0	1	Х	1	0	х	Х	0	х	-	х	1	0	Х	х	0	Х	0	Х	Х	0	Х	х	Х	Х
13	alu B - mux B	1	0	Х	1	0	Х	X	0	Х	Х	Х	0	0	X	X	0	X	0	X	X	1	Х	Х	Х	Х
14	alu B - write enable	1	1	0	1	1	0	0	1	0	0	0	1	1	0	0	1	0	1	0	0	1	0	0	0	0
15	n1 sel line	x	х	х	х	x	х	х	х	х	x	X	X	x	X	х	X	X	X	0	1	х	1	х	1	x
16	n2 sel line	x	x	x	x	x	x	x	x	0	0	X	X	x	X	X	X	X	X	x	1	х	X	Х	x	1
17	n3 sel line	x	x	x	х	x	x	x	x	x	x	X	X	x	X	X	X	X	X	1	X	х	0	X	x	x
18	T write enable	1	1	0	1	1	0	0	1	0	0	0	1	1	0	0	1	0	1	0	0	1	0	0	0	0
19	T2 write enable	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1	0	1	0
20	T3 write enable	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0
21	T4 write enable	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
22	data memory write enable	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
23	data memory read enable	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0
24	Instruction memory read enable	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
25	IR enable	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
26	INC to T4	0	0	0	0	0	0	0		0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
27	T4 to INC	0	0	0	0	0	0	0		0	_	0	0	0	0	0	0	0	0	0	1	0	0	1	0	1
28	Buffer Write Enable	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0