




MicroComputer Engineering Bus slide 1



MicroCovenator Frontagaring Rus slide 2



MicroComputer Engineering Bus slid



MicroComputer Engineering Bus slide

Centrol Lines Data Lines Control lines: Signal requests and acknowledgments Indicate what type of information is on the data lines Data lines carry information between the source and the destination: Data and Addresses Complex commands

MicroComputer Engineering Bus slide


Micro Computer Engineering Bus slide


Types of Buses


- Processor-Memory Bus (design specific)


 - Short and high speed
 Only need to match the memory system
 Maximize memory-to-processor bands
 Connects directly to the processor

 - Optimized for cache block transfers
- Backplane Bus (standard or proprietary)
 - Backplane: an interconnection structure within the chassis
 Allow processors, memory, and I/O devices to coexist
 Cost advantage: one bus for all components
- I/O Bus (industry standard)
- Usually is lengthy and slower
 Need to match a wide range of I/O devices
 Connects to the processor-memory bus or backplane bus











A Three-Bus System Memory I/O Bus I/O Bus A small number of backplane buses tap into the processor-memory bus Processor-memory bus is used for processor memory traffic
 I/O buses are connected to the backplane bus Advantage: loading on the processor bus is greatly reduced



00xx

4*32



Transaction Protocol

Timing and Signaling Specification

Bunch of Wires

Electrical Specification

Physical / Mechanical Characterisics

- the connectors

Memory Bus

10xx 11xx

01xx

Each access transfers 128 bits

Synchronous and Asynchronous Bus Synchronous bus: Includes a clock in the control lines A fixed protocol for communication that is relative to the clock Advantage: involves very little logic and can run very fast Disadvantages: Every device on the bus must run at the same clock rate To avoid clock skew, they cannot be long if they are fast Asynchronous bus: It is not clocked It can accommodate a wide range of devices It can be lengthened without worrying about clock skew It requires a handshaking protocol

Synchronous Bus

A single clock controls the protocol


Pros
Simple (one FSM)
Fast
Cons
Clock skew limits bus length
All devices work on the same speed (clock)
Suitable for Processor-Memory Bus



MicroComputer Engineering Sus slide 1

Asynchronous Protocol ReadReq DataReady Ack Wait for Data DataReady Ack DataReady Ack

Micro Coverage Profession Res skip 20



MicroComputer Engineering Sus slide



MicroComputer Engineering Bus slide 22

Arbitration: Obtaining Access to the Bus Control: Master initiates requests Bus Master Data can go either way Bus Slave One of the most important issues in bus design: How is the bus reserved by a devices that wishes to use it? Chaos is avoided by a master-slave arrangement: Only the bus master can control access to the bus: It initiates and controls all bus requests A slave responds to read and write requests The simplest system: Processor is the only bus master All bus requests must be controlled by the processor Major drawback: the processor is involved in every transaction

Bus Arbitration

- Bus Master, (initiator usually the CPU)
- Slave, (usually the Memory)

Arbitration signals

- BusRequest
- BusGrant
- BusPriority

 Higher priority served first
 - Fairness, no request is locked out

MicroComputer Engineering Bus slide 23

Micro Computer Engineering Bus slide 24

Multiple Potential Bus Masters: the Need for Arbitration

- Bus arbitration scheme:
 - A bus master wanting to use the bus asserts the bus request
 A bus master cannot use the bus until its request is granted

 - A bus master must signal to the arbiter after finish using the bus
- Bus arbitration schemes usually try to balance two factors:
 - Bus priority: the highest priority device should be serviced first
 - Fairness: Even the lowest priority device should never be completely locked out from the bus

Bus Arbitration Schemes

- Daisy chain arbitration


 Grant line runs through all device, highest priority device first.


 Single device with all request lines.
- Centralized


 - Many request/grant lines
 Complex controller, may be a bottleneck
- Self Selection


 - Many request lines
 The one with highest priority self decides to take bus
- Collision Detection (Ethernet)
 - One request line Try to access bus,


 - If collision device backoff
 Try again in random + exponential time











Increasing the Bus Bandwidth


- Separate versus multiplexed address and data lines:
 Address and data can be transmitted in one bus cycle if separate address and data lines are available
 - Cost: (a) more bus lines, (b) increased complexity

Data bus width:

- By increasing the width of the data bus, transfers of multiple words require fewer bus cycles
 Example: SPARCstation 20's memory bus is 128 bit wide
- Cost: more bus lines


Block transfers:

- Allow the bus to transfer multiple words in back-to-back bus cycles
- Only one address needs to be sent at the beginning
- The bus is not released until the last word is transferred
- Cost: (a) increased complexity
 (b) increased response time (latency) for request



Increasing Transaction Rate on Multimaster Bus


- Overlapped arbitration
 - perform arbitration for next transaction during current transa
- Bus parking
 - master can holds onto bus and performs multiple transactions as long as no other master makes request
- Overlapped address / data phases (prev. slide)
 - requires one of the above techniques
- Split-phase transaction bus (Command queueing)
- completely separate address and data phases
 arbitrate separately for each
 address phase yield a tag which is matched with data phase
- "All of the above" in most modern mem busses




The I/O Bus Problem

- Designed to support wide variety of devices
 - full set not know at design time
- Allow data rate match between arbitrary speed deviced
 - fast processor slow I/O
 - slow processor fast I/O







Direct Memory Access

- DMA Processor
 - 1) Generates BusRequest, waits for Grant
 - 2) Put Address & Data on Bus
 - 3) Increase Address, back to 2 until finished
 - 4) Release Bus
- Generates interrupt only
 - When finished
 - If an error occurred

DMA and Virtual Memory

- If DMA uses Virtual address it needs to pass a
- TLB
- Go through the CPU's TLB (no good)
 A TLB in the DMA processor (needs updating)
- If DMA uses Physical address

 - Only transfer within one Page
 We give the DMA a set of Physical addresses
 - (local TLB copy)

DMA and Caching


- INCONSISTENCY problem
 - We change the RAM contents, but not the cache
 We write to HD but the RAM holds "old" information
- Routing All DMA though CPU
- No good, spoils the idea!
- Software handling of DMA


 Cache: Flush selected cache lines to RAM

 - Cache: Invalidate selected cache lines
 TLB/OS: Do not allow access to these pages until DMA finished
- Hardware Cache Coherence Protocol

PCI Read/Write Transactions

- All signals sampled on rising edge
- Centralized Parallel Arbitration
- overlapped with previous transaction
- All transfers are (unlimited) bursts
- Address phase starts by asserting FRAME#
- Next cycle "initiator" asserts cmd and address
- Data transfers happen on when
 - IRDY# asserted by master/initiator when ready to transfer data
 - TRDY# asserted by target when ready to transfer data transfer when both asserted on rising edge
- FRAME# deasserted when master intends to complete only one more data transfer





PCI Optimizations

- Push bus efficiency toward 100% under common simple
 - usage like RISC
- Bus Parking
 - retain bus grant for previous master until another makes r
 granted master can start next transfer without arbitration
- Arbitrary Burst length

 - ARDITARY DUTST LENGTH
 initiator and target can exert flow control with xRDY
 target can disconnect request with STOP (abort or retry)
 master can disconnect by deasserting FRAME
 arbiter can disconnect by deasserting GNT
- Delayed (pended, split-phase) transactions
 - free the bus after request to slow device

Additional PCI Issues

- Interrupts: support for controlling I/O devices
- Cache coherency:
 - support for I/O and multiprocessors
- support timesharing, I/O, and MPs
- Configuration Address Space

Summary of Bus Options

■Option ■Bus width High performance Separate address & data lines Wider is faster (e.g., 32 bits)

Synchronous

pipelined

Multiple words has less bus overhead Multiple (requires arbitration)

Clocking ■Protocol

■Transfer size

Multiplex address & data lines Narrower is cheaper (e.g., 8 bits)

Single-word transfer is simpler Asynchronous Serial