### Lab #9: Direct Memory Access

05/31/2018

4190.309A: Hardware System Design (Spring 2018)

#### **Notations**

- HOST\$ XXX
  - Type XXX at the terminal of your Ubuntu-PC.
- BOARD\$ YYY
  - Type YYY at the terminal of ZedBoard (on minicom).
- -TCL\$ ZZZ
  - Type ZZZ at the Tcl console of Vivado.

#### Overview

- Step-by-step procedure: Apply DMA to an example design
  - Download source codes
    - See main.c
  - Implementation and its performance analysis
    - Create new project for ZedBoard and apply scripts for a new block design.
    - Generate a bitstream & replace the bootloader (u-boot.img.nc → u-boot.img)
    - Put the generated bitstream and all files in "HSD LAB9" into SD card.
    - Make and run with checking performance
- Get the source code before get into the practice
  - -HOST\$ git clone git://147.47.208.211/HSD\_LAB9.git

#### Simulation Verification

## Performance Analysis

```
gettimeofday (&start, NULL);
// compute on cpu
for (i = 0; i < SIZE; i++)
   for (j = 0; j < SIZE; j++)
     output[i] +=
        input[SIZE-1-j] * mat[SIZE-1-j][i];
gettimeofday (&end, NULL);</pre>
```

-> 409us

#### Performance Analysis

```
gettimeofday (&start, NULL);
// load to bram
                                                         -> 876us
for (i = 0; i < SIZE * (SIZE + 1); i++)
  *(fpga bram + i) = flat[i];
gettimeofday (&end, NULL);
gettimeofday (&start, NULL);
// wait for IP
                                                         -> 95us
while (*fpga_ip == 0x5555);
gettimeofday (&end, NULL);
gettimeofday (&start, NULL);
//get result
for (i = 0; i < SIZE; i++)
                                                         -> 14us
 output_fpga[i] = *(fpga_bram + i);
gettimeofday (&end, NULL);
```

ARM-CPU (409us) < FPGA offloading (985us)

#### Performance Tuning: MEMCPY

- memcpy: copy block of memory
  - void\* memcpy (void\* dest, const void\* src, size\_t num);
    - dest: pointer to the destination array
    - src: pointer to the source of data to be copied
    - num: number of bytes to copy


```
gettimeofday (&start, NULL);
// load to bram
for (i = 0; i < SIZE * (SIZE + 1); i++)
 *(fpga_bram + i) = flat[i];
gettimeofday (&end, NULL);</pre>
```

-> 876us


```
gettimeofday (&start, NULL);
// memcpy to bram
size_t size = SIZE * (SIZE + 1) * sizeof(uint32_t);
memcpy( fpga_bram, flat, size);
gettimeofday (&end, NULL);
```

**->**?


- Create a Vivado project and run block\_design\_dma.tcl
  - TCL\$ source block\_design\_dma.tcl



- BRAM can be either accessed from processing system (0x4000\_0000) or accessed from the cdma module (0xC000\_0000)
  - See how address is mapped for DMA IP and BRAM



- Update the boot loader to enable non-cacheable DRAM
  - Replace u-boot.img with the newly provided one (*u-boot.img.nc*)
  - **CAUTION**: Use *u-boot.img.nc* only when you want to enable DMA



To perform DMA operation, follow below:

```
*(fpga_dma+6) = 0x100000000;
*(fpga_dma+8) = 0xC00000000;
*(fpga_dma+10) = SIZE * (SIZE + 1) * sizeof(float);
while ((*(fpga_dma+1) & 0x00000002) == 0);
```

- Assign source address
- Assign destination address
- Assign the number of bytes to transfer
- Poll if the operations is done
- Refer to AXI Central Direct Memory Access p. 13 for details
  - HSD\_LAB9/pg034-axi-cdma.pdf

### Today's Todo

- 1. Create new project for ZedBoard and apply new block design.
- 2. Generate a bitstream.
- 3. Connect SD Card and replace bootloader.
- 4. Put the new bitstream, C files and input file into the SD Card.
- 5. Run the C program on new bitstream so we can check the performance of memcpy and DMA.

# Grading policy

- Check list
  - C output on FPGA, with memcpy and DMA performance (100 points)
- Submit "L9.pdf" (containing a screenshot only) on eTL
  - Due: 6/5 (Tue) 11:59 PM