
Lab #1: Vivado & Basic Verilog Syntax

03/08/2018

4190.309A: Hardware System Design (Spring 2018)


Vivado Tutorial

Create New Project




Enter project name and location






Select project type


- RTL Project



(Optional) add sources or IPs, constraints



- Choose part or board
 - We are going to use ZedBoard




Finish project creation




Create simulation sources

Create simulation source




Create simulation sources




Simulation

Simulation -> Run Behavioral Simulation




Simulation results

Check result



Simulation results

Change radix



Question

Practice

Implement following three combinational blocks and test them (i.e., show wave form). Design your own test bench for your blocks (test at least 32 vectors). You should follow given input and output declaration format.

- 1. Design n-bit integer adder (default 32 bit)
- 2. Design n-bit integer multiplier (default 32 bit)
- 3. Design n-bit integer multiply-and-accumulate (MAC) (default 32 bit)

#1: n-bit Integer Adder (default 32 bit)

```
module my add #(
    parameter BITWIDTH = 32
    input [BITWIDTH-1:0] ain,
    input [BITWIDTH-1:0] bin,
    output [BITWIDTH-1:0] dout,
    output overflow
);
    assign {overflow, dout} = ain + bin;
endmodule
```

- ain: 1st operand
- bin: 2nd operand
- dout: summation result
- **overflow:** = 1, if overflow is detected; = 0, otherwise.

#2: n-bit Integer Multiplier (default 32 bit)

```
module my_mul #(
    parameter BITWIDTH = 32
    input [BITWIDTH-1:0] ain,
    input [BITWIDTH-1:0] bin,
    output [2*BITWIDTH-1:0] dout
    assign dout = ain * bin;
endmodule
```

- ain: 1st operand
- **bin**: 2nd operand
- dout: multiplication result

#3: n-bit Integer MAC (default 32 bit)


```
module my mac #(
     parameter BITWIDTH = 32
     input [BITWIDTH-1:0] ain,
     input [BITWIDTH-1:0] bin,
     input en,
     input clk,
    output [2*BITWIDTH-1:0] dout
);
     reg [2*BITWIDTH-1:0] sum;
     assign dout = sum;
     always @(posedge clk) begin
          if(en) sum <= sum + ain * bin;</pre>
          else sum <= 0;
     end
endmodule
```

- ain: 1st operand
- bin: 2nd operand
- dout: multiplication and accumulation result
- en: = 1, mac computes output;= 0 mac initialize output as 0
- clk: clock

my_adder (Answer #1)

```
`timescale ins / ips
                                               initial begin
                                                for(i=0; i<32; i=i+1) begin
module tb_add();
                                                  ain = \sup(2**31);
   parameter BITWIDTH = 32;
                                                  bin = \frac{1}{2} \frac{2**31};
                                                  #10;
   //for my IP
                                                end
   reg [BITWIDTH-1:0] ain;
                                               end
   reg [BITWIDTH-1:0] bin;
   wire [BITWIDTH-1:0] dout;
                                              //my IP
   wire overflow:
                                              my_add #(BITWIDTH) MY_ADDER(
                                                   .ain(ain),
   //for test
                                                   .bin(bin),
    integer i:
                                                   .dout(dout),
                                                   .overflow(overflow)
       //random test vector generation
                                          endmodule
```






Waveform of randomly generated integers and their **addition** results

my_mul (Answer #2)

```
'timescale ins / ips
                                                   initial begin
                                                    for(i=0; i<32; i=i+1) begin
module tb_mul();
                                                       ain = \sup(2**31);
    parameter BITWIDTH = 32;
                                                       bin = \sup_{x \to 0} \sup_{x \to 0} (2**31);
                                                      #10;
    //for my IP
                                                     end
    reg [BITWIDTH-1:0] ain:
                                                   end
    reg [BITWIDTH-1:0] bin;
   wire [2*BITWIDTH-1:0] dout;
                                                  //my IP
                                                  my_mul #(BITWIDTH) MY_MUL(
    //for test
                                                       .ain(ain),
    integer i:
                                                       .bin(bin),
        //random test vector generation
                                                       .dout(dout)
                                              endmodule.
```




Waveform of randomly generated integers and their **multiplication** results

Testbench for integer multiplier module

my_mac (Answer #3)

```
`timescale ins / ips
                                              initial begin
module tb_mac();
                                                  c1k<=0:
   parameter BITWIDTH = 32;
                                                  en<=0:
                                                  #30:
   //for my IP
                                                  en<=1;
   reg [BITWIDTH-1:0] ain;
                                                for(i=0; i<32; i=i+1) begin
   reg [BITWIDTH-1:0] bin;
                                                  ain = $urandom%(2**31);
   reg clk;
                                                  bin = $urandom%(2**31);
   reg en;
                                                  #10;
   wire [2+BITWIDTH-1:0] dout;
                                                end
                                              end
   //for test
                                              //my 1P
    integer i:
                                              my_mac #(BITWIDTH) MY_MAC(
       //random test vector generation
                                                   .ain(ain),
                                                   .bin(bin),
                                                   .en(en),
                                                   .clk(clk),
                                                   .dout(dout)
                                              always #5 clk = ~clk;
```



Waveform of randomly generated integers and their **MAC** results

endmodule

References for Verilog syntax

- ASIC world Verilog Tutorial (http://www.asic-world.com/verilog/index.html)
- Verilog HDL: A Guide to Digital Design and Synthesis, 2nd Ed.
 (http://freecomputerbooks.com/Verilog-HDL-A-Guide-to-Digital-Design-and-Synthesis.html)