# Logic Design with Verilog II: Basic Syntax and Combinational Logic

Jae W. Lee (jaewlee@snu.ac.kr)

Department of Computer Science and Engineering

Seoul National University


Slide credits: Prof. Ming-Bo Lin (Digital System Designs and Practices Using Verilog HDL and FPGAs)

# **Outline**

- Modules
  - Concept
  - Definitions
  - Parameters
  - Module instantiation
  - Parameter values
- Generate statements
- Module modeling styles
- Simulation

# **Modules: Concept**

- Concept of module
  - A core circuit (called internal or body)
  - An interface (called ports)



# **Modules: Concept**

Module in Verilog: basic building block

```
module Module name
```

Port List, Port Declarations (if any)

Parameters (if any)

Declarations of wires, regs, and other variables

Instantiation of lower level modules or primitives

Dataflow statements (assign)

always and initial blocks. (all behavioral statements go into these blocks).

Tasks and functions.

endmodule statement

#### Module definitions

```
// port list style
module module_name [#(parameter_declarations)][port_list];
parameter_declarations; // if no parameter ports are used
port_declarations;
other declaration;
statements;
endmodule
// port list declaration style
module module_name [#(parameter_declarations)][port_declarations];
parameter declarations; // if no parameter ports are used
other declarations;
statements;
endmodule
```

Example: module definitions

```
RSTn ,
en,
mv a,
mv_b,
mv c,
pred type,
x pmv,
y_pmv
parameter MEDIAN = 2'b00, LEFT = 2'b01, UPPER = 2'b10, UPLEFT = 2'b1
                     RSTn, en;
input
                mv a, mv b, mv c;
input
                pred type;
output
                x pmv, y pmv;
                x pmv, y pmv;
reg
                x median, y median;
reg
                x ab, x ac, x bc;
wire
                y_ab, y_ac, y_bc;
wire
```

```
CLK, RSTn,
    input
                                    mc block assign start,
    input
                    [40:0] do_mc_block, mc_done_block,
    input
                   vect 00 i, vect 01 i, vect 02 i, vect 03 i, vect 04 i
input
                    vect 05 i, vect 06 i, vect 07 i, vect 08 i, vect 09 i
                    vect 10 i, vect 11 i, vect 12 i, vect 13 i, vect 14 i
                    vect 15 i, vect 16 i, vect 17 i, vect 18 i, vect 19 i
                    vect 20 i, vect 21 i, vect 22 i, vect 23 i, vect 24 i
                    vect 25 i, vect 26 i, vect 27 i, vect 28 i, vect 29 i
                    vect 30 i, vect 31 i, vect 32 i, vect 33 i, vect 34 i
                    vect 35 i, vect 36 i, vect 37 i, vect 38 i, vect 39 i
                                            vect 40 i
                            mc block,
    output reg [
                       bx_init_mc, bx_end_mc, by_init_mc, by_end_mc,
                                    mc last block.
    output reg
                                    mc block assign done
   ivect x, ivect y;
   x size, y size;
            mc block assign start d, mc block assign start d2;
   mc next block inverted;
```

Port list style

Port list declaration style

#### Example: module definitions

- Variable names
  - All undeclared variables are wires and are one bit wide.
  - Good Practice: Declare all variables!!

```
3 module mux2 (out, in1, in2, sel);
       // Port declaration
       output out;
       input in1, in2, sel;
       // Variable declaration
10
                out
       reg
11
       // Mux<mark>2</mark>
12
       always @(in1 or in2 or sel) begin
13
           if (sel)
14
                        out = in1;
15
           else
                        out = in2:
16
       end
17
18 endmodule
```

```
3 module mux2 (out, in1, in2, sel);
4
5    // Port declaration
6    output out;
7    input in1, in2, sel;
8
9    // Mux2
10    wire out = sel ? in1 : in2;
11
12 endmodule
```

- Port declaration: Types of ports
  - input
  - output
  - inout



```
module adder(x, y, c_in, sum, c_out);
input [3:0] x, y;
input c_in;
output reg [3:0] sum;
output reg c_out;
```

### **Modules: Parameters**

#### Types of Parameters

- Module parameters
  - parameter
  - localparam
- Specify parameters

```
parameter SIZE = 7;
parameter WIDTH_BUSA = 24, WIDTH_BUSB = 8;
parameter signed [3:0] mux_selector = 4'b0;
```

### **Modules: Parameters**

- Options for constant specification
  - 'define compiler directive
     'define BUS\_WIDTH 8
     defined at outside of module (applied to entire code)
  - parameter
     parameter BUS\_WIDTH = 8;
     cannot defined at outside of module
  - localparam
    localparam BUS\_WIDTH = 8;
    cannot defined at outside of module

### **Modules: Parameters**

Parameter ports

```
module module_name
#(parameter SIZE = 7,
   parameter WIDTH_BUSA = 24, WIDTH_BUSB = 8,
   parameter signed [3:0] mux_selector = 4'b0
) //parameter ports
(port list or port list declarations)
...
endmodule
```

## **Modules: Module Instantiation**

Syntax
module\_name [#(parameters)] instance\_name ([ports]);

#### Port Connection Rules

```
Named association
(.port_id1(port_expr1),..., .port_idn(port_exprn))Positional association
```

(port\_expr1, ..., port\_exprn)

## **Modules: Module Instantiation**

#### Port connection rules

Named association

Positional association

```
shift_reg_shift_reg_1(clk_50,reset_n,data_ena,serial_data,shift_reg_out);
```

How do you know its connected correctly?
What if the module had 50 pins on it?
What if you wanted to add wire in the middle of the list?

Do not use Positional Association!

It saves time once, and costs you dearly afterwords

# **Modules: Module Instantiation**

#### Example: Port Connection

```
module half adder (x, y, s, c);
input x, y;
output s, c;
// -- half adder body-- //
// instantiate primitive gates
 xor xor1 (s, x, y);
                             Can only be connected by using positional association
 and and (c, x, y);
endmodule *
                       Instance name is optional.
module full adder (x, y, cin, s, cout);
input x, y, cin;
output s, cout;
wire s1,c1,c2; // outputs of both half adders
// -- full adder body-- //
                                          Connecting by using positional association
// instantiate the half adder
                                                  Connecting by using named association
 half adder ha_1 (x, y, s1, c1);
 half_adder ha_2 (.x(cin), .y(s1), .s(s), .c(c2));
 or (cout, c1, c2);
                               Instance name is necessary.
endmodule
```

Parameterized modules

```
module adder_nbit(x, y, c_in, sum, c_out);
parameter N = 4; // set default value
input [N-1:0] \times, y;
input c in;
output [N-1:0] sum;
output c out;
assign \{c_{out}, sum\} = x + y + c_{in};
endmodule
```

Overriding parameters: Using defparam statement

```
module counter_nbits (clock, clear, qout);
parameter N = 4; // define counter size
always @(negedge clock or posedge clear)
begin // qout <= (qout + 1) % 2^n
    if (clear) qout <= {N{1'b0}};
    else qout <= (qout + 1);
end</pre>
```

```
// define top level module
...
output [3:0] qout4b;
output [7:0] qout8b;
// instantiate two counter modules
defparam cnt_4b.N = 4, cnt_8b.N = 8;
counter_nbits cnt_4b (clock, clear, qout4b);
counter_nbits cnt_8b (clock, clear, qout8b);
```

Overriding parameters: Using module instance parameter value as

signment - one parameter

```
// define top level module
...
output [3:0] qout4b;
output [7:0] qout8b;
// instantiate two counter modules
counter_nbits #(4) cnt_4b (clock, clear, qout4b);
counter_nbits #(8) cnt_8b (clock, clear, qout8b);
```


 Overriding parameters: Using module instance parameter value as signment - two parameters

```
module hazard_static (x, y, z, f);
parameter delay1 = 2, delay2 = 5;
...
    and #delay2 a1 (b, x, y);
    not #delay1 n1 (a, x);
    and #delay2 a2 (c, a, z);
    or #delay2 o2 (f, b, c);
endmodule
```

```
hazard_static #(.delay2(4), .delay1(6))
example (x, y, z, f);
```

 parameter value assignment by name ---minimize the chance of error!

```
// define top level module
module ...
...
hazard_static #(4, 8) example (x, y, z, f);
```



# **Outline**

- Module
- Generate statements
  - Generate-loop statements
  - Generate-conditional statements
- Module modeling styles
- Simulation

# **Generate-loop Statements**

- generate block structures
  - Keywords: generate and endgenerate

```
// convert Gray code into binary code
parameter SIZE = 8;
input [SIZE-1:0] gray;
output [SIZE-1:0] bin;
genvar i;
generate for (i = 0; i < SIZE; i = i + 1)
begin: bit
    assign bin[i] = ^gray[SIZE-1:i];
end endgenerate</pre>
```

# **Generate-loop Statements**

generate loop construct

```
// convert Gray code into binary code
parameter SIZE = 8;
input [SIZE-1:0] gray;
output [SIZE-1:0] bin;
reg [SIZE-1:0] bin;
genvar i;
generate for (i = 0; i < SIZE; i = i + 1)
begin:bit
     always  (a(*)) 
           bin[i] = ^gray[SIZE - 1: i];
end endgenerate
```

Full adder

```
// define a full adder at dataflow level.
module full_adder(x, y, c_in, sum, c_out);
// I/O port declarations
input x, y, c_in;
output sum, c_out;
// Specify the function of a full adder.
   assign {c_out, sum} = x + y + c_in;
endmodule
```

n-bit adder

```
module adder_nbit(x, y, c_in, sum, c_out);
genvar i;
wire [N-2:0] c; // internal carries declared as nets.
generate for (i = 0; i < N; i = i + 1) begin: adder
  if (i == 0) // specify LSB
  full_adder fa (______);
  else if (i == N-1) // specify MSB
  full adder fa (
  else
       // specify other bits
    full adder fa (
);
end endgenerate
```

n-bit adder: An alternative

```
module adder_nbit(x, y, c_in, sum, c_out);
genvar i;
wire [N-2:0] c;  // internal carries declared as nets.
generate for (i = 0; i < N; i = i + 1) begin: adder
  if (i == 0) // specify LSB
     assign \{ \} = x[i] + y[i] + c in;
  else if (i == N-1) // specify MSB
    assign { ___} = x[i] + y[i] + c[i-1];
                 // specify other bits
  else
     assign \{ \} = x[i] + y[i] + c[i-1];
end endgenerate
```

n-bit adder: Yet another alternative

```
module adder_nbit(x, y, c_in, sum, c_out);
genvar i;
reg [N-2:0] c; // internal carries declared as nets.
generate for (i = 0; i < N; i = i + 1) begin: adder
  if (i == 0)
             // specify LSB
     always @(*) \{ \_ x[i] + y[i] + c in; 
  else if (i == N-1) // specify MSB
    always @(*) { } = x[i] + y[i] + c[i-1];
                  // specify other bits
  else
     always @(*) \{ = x[i] + y[i] + c[i-1];
end endgenerate
```

# **Outline**

- Module
- Generate statements
- Module modeling styles
- Simulation


# **Module Modeling Styles**

#### Structural style

- Gate level
- Hierarchical design
- Dataflow style
- Behavioral or algorithmic style
- Mixed style


# Structural Style: and/nand Gates

#### Verilog primitive



and		i2			
		0	1	X	Z
	0	0	0	0	0
	1	0	1	X	X
1	X	0	X	X	X
	Z	0	X	X	X

(a) and gate



nand		i2			
		0	1	X	Z
	0	1	1	1	1
	1	1	0	X	X
•—	X	1	X	X	X
	Z	1	X	X	X

(b) nand gate


# Structural Style: or/nor Gates

#### Verilog primitive



or		i2			
		0	1	X	Z
	0	0	1	X	X
	1	1	1	1	1
	X	X	1	X	X
	Z	X	1	X	X

(c) or gate



nor		i2			
		0	1	X	Z
	0	1	0	X	X
	1	0	0	0	0
	X	X	0	X	X
	Z	X	0	X	X

(d) nor gate


# Structural Style: xor/xnor Gates

#### Verilog primitive



xor		i2			
		0	1	X	Z
	0	0	1	X	X
	1	1	0	X	X
1.	X	X	X	X	X
	Z	X	X	X	X

(e) xor gate




Vnor		i2			
	xnor		1	X	Z
	0	1	0	X	X
	1	0	1	X	X
	X	X	X	X	X
	Z	X	X	X	X

(f) xnor gate


# Structural Style: buf/not Gates

Verilog primitive



in	out
0	0
1	1
X	X
Z	X

(a) buffer



in	out
0	1
1	0
X	X
Z	X


(b) not gate

# Structural Style: Instantiation of Basic Gates

To instantiate and/or gates

```
gatename [instance_name](output, input1, input2, ..., inputn);
  - instance_name is optional
```

```
module basic_gates (x, y, z, f);
input x, y, z;
output f;
wire a, b, c;
// Structural modeling
    non g1 (b, x, y);
    not g2 (a, x);
    and g3 (c, a, z);
    non g4 (f, b, c);
endmodule
```



# Structural Style: Array of Instances

- Array instantiations may be a synthesizer dependent!
  - Suggestion: check this feature before using the synthesizer

```
wire [3:0] out, in1, in2;
// basic array instantiations of nand gate.
nand n_gate[3:0] (out, in1, in2);


// this is equivalent to the following, this is better
nand n_gate0 (out[0], in1[0], in2[0]);
nand n_gate1 (out[1], in1[1], in2[1]);
nand n_gate2 (out[2], in1[2], in2[2]);
nand n_gate3 (out[3], in1[3], in2[3]);
```

# Structural Style: An Example

```
module full_adder_structural(x, y,
c in, sum, c out);
// I/O port declarations
input x, y, c_in;
output sum, c_out;
wire s1, c1, c2;
// Structural modeling of the 1-bit
full adder.
  xor xor s1(s1, x, y); // compute
sum.
   xor xor s2(sum, s1, c in);
  and and_c1(c1, x, y); // compute
carry out.
       and c2(c2, s1, c in);
   and
       or cout(c out, c1, c2); // can
   or
be xor
endmodule
```

1-bit full adder

$$sum = (a \oplus b \oplus cin)$$
  
 $cout = (a \cdot b) + cin \cdot (a \oplus b)$ 



# Structural Style: Hierarchical Design

Example: 4-bit adder 4-bit parallel adder - c0 cout sum y[3]/x[3]y[2] x[2]y[1]x[1] $y[0] \setminus x[0]$ Cout Cout Cin **←** Cin < Cout Cout Cinsum[3] sum[2]sum[1]sum[0]sum

# Structural Style: Hierarchical Design

Example: 4-bit adder


```
// gate-level description of 4-bit adder
module four_bit_adder (x, y, c_in, sum, c_out);
input [3:0] x, y;
input c in;
output [3:0] sum;
output c out;
wire c1, c2, c3; // intermediate carries
// four bit adder body
// instantiate the full adder
full adder fa_1 (x[0], y[0], c_in, sum[0], c1);
full_adder fa_2 (x[1], y[1], c1, sum[1], c2);
full_adder fa_3 (x[2], y[2], c2, sum[2], c3);
full_adder fa_4 (x[3], y[3], c3, sum[3], c_out);
endmodule
```

## **Module Modeling Styles**

- Structural style
- Dataflow style
- Behavioral or algorithmic style
- Mixed style

## **Dataflow Style**

```
module full_adder_dataflow(x, y, c_in, sum, c_out);
// I/O port declarations
input x, y, c_in;
output sum, c_out;
// specify the function of a full adder
assign {c_out, sum} = x + y + c_in;
endmodule
```



## **Module Modeling Styles**

- Structural style
  - Gate level
- Dataflow style
- Behavioral or algorithmic style
- Mixed style


#### **Behavioral Style**

- Similar with a C-code
- Flip-Flop implementation


```
module full_adder_behavioral(x, y, c_in, sum, c_out);
// I/O port declarations
input x, y, c_in;
output sum, c_out;
reg sum, c_out; // need to be declared as reg types, output reg

// specify the function of a full adder
always @(x, y, c_in) // always @(*) or always@(x or y or c_in)
    {c_out, sum} = x + y + c_in;
endmodule
```

#### 2-to-4 decoder



E	$x_1$	$x_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
1	$\phi$	$\phi$	1	1	1	1
0	0	0	1	1	1	0
0	0	1	1	1	0	1
0	1	0	1	0	1	1
0	1	1	0	1	1	1




(b) Function table

(c) Logic circuit


2-to-4 decoder

```
// a 2-to-4 decoder with active low output
always @(x \text{ or enable } n)
    if (enable n)
      y = 4'b1111;
    else
        case (x)
            2'b00 : y = 4'b1110;
            2'b01 : y = 4'b1101;
            2'b10 : y = 4'b1011;
            2'b11 : y = 4'b0111;
      default : y = 4'b1111;
endcase
```



2-to-4 decoder with enable control


```
// a 2-to-4 decoder with active-
high output
always @ (x or enable)
   if (!enable) y = 4'b0000;
   else
       case (x)
            2'b00 : y = 4'b0001;
            2'b01 : y = 4'b0010;
            2'b10 : y = 4'b0100;
            2'b11 : y = 4'b1000;
      default : y = 4'b0000;
endcase
```



4-to-2 encoder


$I_3$	$I_2$	$I_1$	$I_0$	$Y_1$	$Y_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) Function table




4-to-2 encoder: if ... else

```
// a 4-to-2 encoder using if ... else
structure
always @ (in) begin
   if (in == 4'b0001) y = 0;
   else if (in == 4'b0010) y = 1;
   else if (in == 4'b0100) y = 2;
   else if (in == 4'b1000) y = 3;
   else y = 2'bx;
end
```




4-to-2 encoder: case statement

```
// a 4-to-2 encoder using case structure
always @ (in)
   case (in)
      4'b0001 : y = 0;
      4'b0010 : y = 1;
      4'b0100 : y = 2;
      4'b1000 : y = 3;
      default : y = 2'bx;
   endcase
```



4-to-2 priority encoder



(a) Block diagram

Input				Output	
$I_3$	$I_2$	$I_1$	$I_0$	$A_1$	$A_0$
0	0	0	1	0	0
0	0	1	$\phi$	0	1
0	1	$\phi$	$\phi$	1	0
1	$\phi$	$\phi$	$\phi$	1	1

(b) Function table

4-to-2 priority encoder: if ... else

```
// using if ... else structure
                                                             valid in
assign valid in = |in;
always @(in) begin
   if (in[3]) y = 3;
   else if (in[2]) y = 2;
   else if (in[1]) y = 1;
   else if (in[0]) y = 0;
   else y = 2'bx;
end
                                             un1 in 3
                                      un1 in 1
```


in[3:0]

un1 in 3


un1\_in\_1

4-to-2 priority encoder: case statement

```
// using casex structure
assign valid in = |in;
always @ (in)
   casex (in)
     4'b1xxx: y = 3;
     4'b01xx: y = 2;
     4'b001x: y = 1;
     4'b0001: y = 0;
     default: y = 2'bx;
  endcase
```




4-to-1 multiplexer




$S_1$	$S_0$	Y
0	0	$I_0$
0	1	$I_1$
1	0	$I_2$
1	1	$I_3$

(b) Function table




n-bit 4-to-1 Multiplexer

```
// an N-bit 4-to-1 multiplexer using
conditional operator
parameter N = 4;
input [1:0] select;
input [N-1:0] in3, in2, in1, in0;
output [N-1:0] y;
assign y = select[1]?
           (select[0] ? in3 : in2) :
           (select[0] ? in1 : in0) ;
```




■ *n*-bit 4-to-1 multiplexer with enable

```
// an N-bit 4-to-1 multiplexer with enable
control
parameter N = 4;
input [1:0] select;
input enable;
input [N-1:0] in3, in2, in1, in0;
output reg [N-1:0] y;
always @(select or enable or in0 or in1 or in2
or in3)
     if (!enable) y = \{N\{1'b0\}\};
     else y = select[1] ?
              (select[0] ? in3 : in2) :
              (select[0] ? in1 : in0);
```




n-bit 4-to-1 multiplexer with enable:
 An alternative using case

```
// an N-bit 4-to-1 multiplexer using case
parameter N = 8;
input [1:0] select;
input [N-1:0] in3, in2, in1, in0;
output reg [N-1:0] y;
always  @(*) 
      case (select)
           2'b11: y = in3;
           2'b10: y = in2;
           2'b01: y = in1;
           2'b00: y = in0;
           default:y = N{1'b0};
      endcase
```




1-to-4 demultiplexer (DEMUX)



(a)	Logio	gyml	201
(a)	Logic	Symu	וטכ


E	$S_1$	$S_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
1	$\phi$	$\phi$	0	0	0	0
0	0	0	0	0	0	D
0	0	1	0	0	D	0
0	1	0	0	D	0	0
0	1	1	D	0	0	0

(b) Function table




■ 1-to-4 DEMUX: if ... else


```
// an N-bit 1-to-4 demultiplexer using if ...
else structure
parameter N = 4; // default width
input [1:0] select;
input [N-1:0] in;
output reg [N-1:0] y3, y2, y1, y0;
always @(select or in) begin
  if (select == 3) y3 = in; else y3 = {N{1'b0}};
  if (select == 2) y2 = in; else y2 = {N{1'b0}};
  if (select == 1) y1 = in; else y1 = {N{1'b0}};
  if (select == 0) y0 = in; else y0 = {N{1'b0}};
end
```




```
// an N-bit 1-to-4 demultiplexer with enable control
parameter N = 4; // Default width
output reg [N-1:0] y3, y2, y1, y0;
always @(select or in or enable) begin
   if (enable) begin
      if (select == 3) y3 = in; else y3 = {N{1'b0}};
      if (select == 2) y2 = in; else y2 = {N{1'b0}};
      if (select == 1) y1 = in; else y1 = {N{1'b0}};
      if (select == 0) y0 = in; else y0 = {N{1'b0}};
   end
   else begin
      y3 = \{N\{1'b0\}\};
      y2 = {N{1'b0}};
      y1 = {N{1'b0}};
      y0 = \{N\{1'b0\}\}; end
   end
```



Simple comparator



Cascadable comparator



Cascadable comparator

```
parameter N = 4;
// I/O port declarations
input Iagtb, Iaeqb, Ialtb;
input [N-1:0] a, b;
output Oagtb, Oaeqb, Oaltb;
// dataflow modeling using relation operators
assign Oaeqb =
assign Oagtb =
assign Oaltb =
```

## **Module Modeling Styles**

- Structural style
  - Gate level
- Dataflow style
- Behavioral or algorithmic style
- Mixed style

## **Mixed Style**

#### Example: Full adder

```
module full_adder_mixed_style(x, y, c_in, s, c_out); // I/O port declarations
input x, y, c_in;
output s, c_out;
reg c_out;
wire s1, c1, c2;
                                                   s1y
// structural modeling of HA 1 v
xor xor_ha1 (s1, x, y);
                                                       HA
                                                   c1
and and_ha1(c1, x, y);
// dataflow modeling of HA 2
assign s = c in ^ s1;
assign c2 = c_in \& s1;
// behavioral modeling of output OR gate
always @(c1, c2) // always <math>@(*)
c out = c1 \mid c2;
endmodule
                                                                                61
```

## **Mixed Style**


- Mixed style modeling
  - Using two or more different styles of description
  - Common mixed style: Register Transfer-Level (RTL)
    - RTL = synthesizable behavioral + dataflow constructs
    - Synthesized into gate-level design for chip design or FPGA emulation

#### **Outline**


- Module
- Generate statements
- Module modeling styles
- Simulation

#### **Simulation**

- Basic simulation constructs
  - Stimulus Block = Test Bench



(a) Stimulus block at the top-level module.



(b) Stimulus block is considered as a separate module.

#### Simulation: Example

• Unit Under Test (UUT): 4-bit adder

```
// Gate-level description of 4-bit adder
module four_bit_adder (x, y, c_in, sum, c_out);
input [3:0] x, y;
input c_in;
output [3:0] sum;
output c_out;
wire C1,C2,C3; // Intermediate carries
// -- four bit adder body--
// Instantiate the full adder
  full_adder fa_1 (x[0],y[0],c_in,sum[0],C1);
   full_adder fa_2 (x[1],y[1],C1,sum[1],C2);
   full_adder fa_3 (x[2],y[2],C2,sum[2],C3);
   full_adder fa_4 (x[3],y[3],C3,sum[3],c_out);
endmodule
```

#### Simulation: Example

#### Test bench of 4-bit adder

```
`timescale 1ns / 100ps // time unit is in ns.
module four bit adder tb;
// internal signals declarations:
reg [3:0] x;
reg [3:0] y;
reg c in;
wire [3:0] sum;
wire c out;
// Unit Under Test port map
four_bit_adder UUT (.x(x), .y(y), .c_in(c_in), .sum(sum), .c_out(c_out));
reg [7:0] i;
initial
   for (i = 0; i \le 255; i = i + 1) begin
        x[3:0] = i[7:4]; y[3:0] = i[3:0]; c in =1'b0;
  #20 ; end
```

## Simulation: Example

#### Simulation results

