# Logic Design with Verilog III: Sequential Logic and FSM

Jae W. Lee (jaewlee@snu.ac.kr)

Department of Computer Science and Engineering

Seoul National University

Slide credits: Prof. Ming-Bo Lin (Digital System Designs and Practices Using Verilog HDL and FPGAs)

#### **Objectives**


After completing this lecture, you will be able to:

- Describe how to model asynchronous and synchronous D-type flip-flops
- Describe how to model registers (data register, register file, and synchronous RAM)
- Describe how to model shift registers
- Describe how to model counters (ripple/synchronous counters and modulo r counters)
- Describe how to model sequence generators

#### **Outline**


- Flip-Flops
- Memory elements
- Shift registers
- Counters
- Finite-state machine (FSM)

## Comparison of Latches and Flip-Flops (FFs)




Again, in FFs, the data value only at the rising edge (or falling edge) is critical (see blue dots). Meanwhile, most latches are sensitive to D value changes as long as the clock is high. Typically, the clock input of a FF is depicted by a triangle.


#### **D-Type Flip-Flops**



#### Asynchronous Reset D-Type Flip-Flops



## Synchronous Reset D-Type Flip-Flops




#### **Outline**


- Flip-Flops
- Memory elements
- Shift registers
- Counters
- Finite-state machine (FSM)

#### **Memory Elements: Types**

- Data registers
- Register files
- Synchronous RAMs



```
// D-type flip-flop
module DFF (clk, din, qout);
input clk, din;
output reg qout;
    always @(posedge clk) qout <= din;
endmodule</pre>
```



```
// an n-bit data register
module register(clk, din, qout);
parameter N = 4; // number of bits
...
input [N-1:0] din;
output reg [N-1:0] qout;
    always @(posedge clk) qout <= din;
endmodule</pre>
```

#### Memory Elements: Register File

Example: A register file having 16 8-bit words

```
// an N-word register file with one-write and two-read ports
                          M = 4; // number of address bits
parameter
                          N = 16; // number of words, N = 2^M
parameter
                          W = 8; // number of bits in a word
parameter
input
                          clk, wr enable;
                                                                  1 \text{ word} = 8 \text{bits}
input [W-1:0]
                          din;
output [W-1:0]
                     douta, doutb;
input
            [M-1:0]
                          rd_addra, rd_addrb, wr_addr;
            [W-1:0]
                    reg file [N-1:0];
reg
                                                         16 words
assign douta = reg_file[rd_addra];
assign doutb = reg_file[rd_addrb];
always @(posedge clk)
   if (wr_enable) reg_file[wr_addr] <= din;</pre>
```

#### Memory Elements: Register File

Example: A register file having 16 8-bit words

```
// an N-word register file with one-write and two-read ports
                          M = 4; // number of address bits
parameter
                          N = 16; // number of words, N = 2^M
parameter
                          W = 8; // number of bits in a word
parameter
                                                                  clk wr_enable
input
                          clk, wr enable;
input [W-1:0]
                         din;
                                                    wr_addr — din —
output [W-1:0]
                    douta, doutb;
            [M-1:0]
input
                          rd_addra, rd_addrb, wr_addr;
            [W-1:0]
                         reg_file [N-1:0];
reg
                                                    rd_addra ____
                                                       douta ←
assign douta = reg_file[rd_addra];
assign doutb = reg_file[rd_addrb];
                                                     rd addrb ____
always @(posedge clk)
                                                       doutb ←
   if (wr enable) reg_file[wr_addr] <= din;</pre>
```

#### Memory Elements: Register File

Example: A register file having 16 8-bit words

```
// an N-word register file with one-write and two-read ports with read_en
                      M = 4; // number of address bits
parameter
                      N = 16; // number of words, N = 2^M
parameter
                      W = 8; // number of bits in a word
parameter
                      clk, wr_enable, read_en_a, read_en_b;
input
input [W-1:0] din;
output [W-1:0] douta, doutb;
input [M-1:0] rd_addra, rd_addrb, wr_addr;
reg [W-1:0] reg_file [N-1:0];
assign douta = read_en_a ? _____;
assign doutb = read_en_b ? ____
always @(posedge clk)
  if (wr_enable) reg_file[wr_addr] <= din;</pre>
```

#### Memory Elements: Synchronous RAM

RAM = Random Access Memory


```
// a synchronous RAM module example
                 N = 16; // number of words
parameter
                   A = 4; // number of address bits
parameter
                   W = 8; // number of wordsize in bits
parameter
input [A-1:0] addr;
input [W-1:0] din;
input cs, wr, clk; //chip select, read-write control, and clock signals
output reg [W-1:0] dout;
reg [W-1:0] ram[N-1:0]; // declare an N * W memory array
always @(posedge clk)
    if (cs) begin
           if (wr) ram[addr] <= din;</pre>
           else dout <= ram[addr];
    end
```

#### **Outline**


- Flip-Flops
- Memory elements
- Shift registers
- Counters
- Finite-state machine (FSM)

#### **Shift Registers**

- Parallel/serial format conversion
  - SISO (serial in serial out)
  - SIPO (serial in parallel out)
  - PISO (parallel in serial out)
  - PIPO (parallel in parallel out)
- Example: SISO shift register



#### Shift Registers: Verilog Code




#### Shift Registers: With Parallell Load


```
// a shift register with parallel load module example
module shift register parallel load (clk, load, reset n, sin, din, qout);
                         N = 8; // number of bits
parameter
input
                         clk, load, reset n, sin;
input [N-1:0] din;
output reg [N-1:0] qout;
always @(posedge clk or negedge reset_n)
  if (!reset n) qout <= {N{1'b0}};</pre>
  else if (load) qout <= din;</pre>
         qout <= {sin, qout[N-1:1]};</pre>
  else
```

#### **Universal Shift Registers**

- A universal shift register can carry out
  - SISO
  - SIPO
  - PISO
  - PIPO
- The register must have the following capabilities
  - Parallel load
  - Serial in and serial out
  - Shift left and shift right

## **Universal Shift Registers**





b)	Logic	symbo

<i>s</i> 1	<i>s</i> 0	Function
0	0	No change
0	1	Right shift
1	0	Left shift
1	1	Load data


(c) Function table

#### Universal Shift Registers: Verilog Code

```
// a universal shift register module
module universal shift register (clk, reset n, s1, s0, lsi, rsi, din, qout);
                        N = 4; // define the default size
parameter
                      clk, reset n, s1, s0, lsi, rsi;
input
input [N-1:0] din;
output reg [N-1:0] qout;
always @(posedge clk or negedge reset n)
  if (!reset n) qout <= {N{1'b0}};</pre>
  else case ({s1,s0})
        2'b00: ; // qout <= qout;
                                                // No change
        2'b01: qout <= {lsi, qout[N-1:1]};
                                         // Shift right
        2'b10: qout <= {qout[N-2:0], rsi};
                                         // Shift left
        2'b11: qout <= din;
                                           // Parallel load
  endcase
endmodule
```

#### **Outline**

- Flip-Flops
- Memory elements
- Shift registers
- Counters
- Finite-state machine (FSM)



```
// a 3-bit ripple counter module example
module ripple counter(clk, qout);
                                         CO qout[0]
input
                   clk;
output reg [2:0] qout;
                                         C1 qout[1]
wire
                    c0, c1;
// the body of the 3-bit ripple counter
                                            qout[2]
assign c0 = qout[0], c1 = qout[1];
always @(negedge clk)
      qout[0] <= ~qout[0];
always @(negedge c0)
                                                        CO Q
                                                                  C1 Q
      qout[1] <= ~qout[1];
always @(negedge c1)
      qout[2] <= ~qout[2];
                                                               FF1
                                                                         FF2
                                                    FF0
```

```
// a 3-bit ripple counter with enable control
module ripple counter enable(clk, enable, reset n, qout);
input clk, enable, reset n;
output reg [2:0] qout;
wire c0, c1;
assign c0 = qout[0], c1 = qout[1];
always @(posedge clk or negedge reset_n)
  if (!reset_n) qout[0] <= 1'b0;</pre>
  always @(posedge c⊘ or negedge reset_n)
  if (!reset_n) qout[1] <= 1'b0;</pre>
  always @(posedge c1 or negedge reset_n)
  if (!reset_n) qout[2] <= 1'b0;</pre>
```

```
// an N-bit ripple counter using generate blocks
                          N = 4; // define the size of counter
parameter
output reg [N-1:0] qout;
genvar
generate for (i = 0; i < N; i = i + 1) begin: ripple_counter</pre>
   if (i == 0) // specify LSB
       always @(negedge clk or negedge reset n)
            if (!reset n) qout[0] <= 1'b0; else qout[0] <= \sim qout[0];
   else // specify the rest bits
       always @(negedge qout[i-1] or negedge reset n)
            if (!reset_n) qout[i] <= 1'b0; else qout[i] <= ~qout[i];</pre>
end endgenerate
```

#### Counters: Binary Up/Down Counters

```
module updn_bincounter (clk, reset, eup, edn, qout, cout, bout);
parameter
                        N = 4;
input
                     clk, reset, eup, edn;
output reg [N-1:0] qout;
output
                cout, bout;
always @(posedge clk)
  if (reset) qout <= {N{1'b0}}; // synchronous reset</pre>
  else if (eup) qout <= qout + 1;</pre>
  else if (edn) qout <= qout - 1;
assign #1 cout = (&qout)& eup;  // generate carry out
assign #1 bout = (~|qout)& edn; // generate borrow out
```

#### **Outline**

- Flip-Flops
- Memory elements
- Shift registers
- Counters
- Finite-state machine (FSM)
  - Definition
  - Modeling styles
  - FSM examples

#### **FSM: Definition**

A finite-state machine (FSM) is

$$M = (I, O, S, \delta, \lambda)$$

where I, O, and S are finite, nonempty sets of inputs, outputs, and states


State transition function


$$\delta: I \times S \rightarrow S$$

- Output function
  - $\lambda: I \times S \rightarrow O$  (Mealy machine)
  - $\lambda: S \rightarrow O$  (Moore machine)

#### **FSM:** Definition

Types of FSM: Moore and Mealy





#### **FSM:** Definition

#### Example FSM


```
module sum_3data_explicit(clk, data, total);
                               N = 8;
parameter
                               clk, reset;
input
input
               [N-1:0]
                               data;
               [N-1:0]
output reg
                               total;
               [2:0]
                               state;
reg
                               A = 3'b001,
parameter
                               B = 3'b010,
                               C = 3'b100;
always @(posedge clk and posedge reset)
   if (reset) state <= A;</pre>
   else
                                                   [total=data]
                                                                [total=total+data]
                                                                                [total=total+data]
       case (state)
               A: begin total <= data; state <= B; end
                                                                        data 1 2 3 4 5 6 7 8 ...
               B: begin total <= total + data; state <= C; end
                                                                       total 1 3 6 4 9 15 7 15 ...
               C: begin total <= total + data; state <= A; end</pre>
       endcase
endmodule
```

## FSM: Modeling Styles – Moore Machine

- 3 parts of an FSM (Moore Machine)
  - part 1: initialize and update the state register

- part 2: determine next state

- part 3: determine output




## FSM: Modeling Styles – Mealy Machine

- 3 parts of an FSM (Mealy Machine)
  - part 1: initialize and update the state register

- part 2: determine next state


```
always@(present_state or x)
          case (present_state) ...
          next_state <= ; or
assignment statements // always is common</pre>
```

- part 3: determine output



## FSM Example #1: 0101 Sequence Detector

- Design an FSM to detect the pattern 0101 in the input sequence x
  - Assume that overlapping pattern is allowed




## FSM Example #1: 0101 Sequence Detector

```
module sequence detector mealy (clk, reset n, x, z);
   input
                             clk, reset n, x; output reg z;
               [1:0] present_state, next_state; // present state and next state
   reg
                             A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
   parameter
                                                                                                                  part 3
// part 1: initialize to state A and update present state register
                                                                                         part 2 Next state
                                                                                                     part 1
   always @(posedge clk or negedge reset n)
                                                                                                               Combinationa
        if(!reset n) present state <= A; else present state <= next state;</pre>
                                                                                                                 circuit
                                                                                      Combinational
                                                                                                                         Outputs
                                                                                Inputs
                                                                                         circuit
// part 2: determine next state
   always @(present state or x)
      case(present state)
                                                                                                              (b) Mealey machine
                                                                                    Present state
         A: if (x) next state = A; else next state = B;
         B: if (x) next state = C; else next state = B;
         C: if (x) next state = A; else next state = D;
                                                                                            1/0
         D: if (x) next state = C; else next state = B;
      endcase
                                                                                                            0/0
                                                                                 0/0
// part 3: evaluate output z
   always @(present state or x) // mealey machine
      case (present state)
         A: if (x) z = 1'b0; else z = 1'b0;
         B: if (x) z = 1'b0; else z = 1'b0;
         C: if (x) z = 1'b0; else z = 1'b0;
                                                                                                     0/0
         D: if (x) z = 1'b1; else z = 1'b0;
      endcase
                                                                                    (b) State diagram
endmodule
```

#### FSM Example #2: Simple PE Controller

- Simple PE (Processing Element) controller
  - **IDLE:** PE waits for input data.
  - **INIT:** When *init* is changed into 1. PE controller starts to get data from outside (*din*). Intern al signal, 'pe\_en', is changed into 1.
  - LOAD: PE controller gets 4 data entries from outside (*din*) and gives it to PE for 4 cycles.
  - CALC: PE computes output data for 16 cycles.
  - **RES:** PE controller gets 4 data entries (result) from PE and gives it to outside (*dout*) for 4 cycles. State is turned into IDLE and 'pe\_en' is changed into 0 when it finishes operation



## FSM Example #2: Simple PE Controller

```
module pe controller (clk, rst, init, din, dout);
   input
                     clk, rst, init;
   input [31:0]
                                din;
   output [31:0]
                                dout;
                     [1:0]
                               present state, next state; // present state and next state
   reg
                     [3:0]
                               count15; // register for counter
   reg
                     [1:0]
                                count3;
   reg
                                counter rst15;
   reg
                                counter rst3;
   reg
                               pe en; // enable for PE
   reg
                                IDLE = 3'd0, INIT = 3'd1, LOAD = 3'd2, CALC = 3'd3, RES = 3'd4;
   parameter
// PE
   PE my pe (
          .clk(clk),
          .rst(rst),
          .en(pe_en),
          .din(din),
          .dout(dout)
   );
// counter
   always @(posedge clk or posedge counter rst15)
        if(counter rst15) count15 <= 0;</pre>
        else count15 <= count15+1;</pre>
   always @(posedge clk or posedge counter rst3)
        if(counter rst3) count3 <= 0;</pre>
        else count3 <= count3+1;</pre>
```

## FSM Example #2: Simple PE Controller

```
// part 1: initialize to state IDLE and update present state register
   always @(posedge clk or posedge rst)
        if(rst) present state <= IDLE; else present state <= next state;</pre>
// part 2: determine next state
   always @(*)
      case(present state)
          IDLE: if(init) next state = INIT; else next_state = present_state;
          INIT: next state = LOAD;
           LOAD: if(count3==3) next state = CALC; else next_state = present_state;
          CALC: if(count15==15) next_state = RES; else next_state = present_state;
           RES: if(count3==3) next state = IDLE; else next state = present state;
      endcase
// part 3: evaluate output (in this case internal registers)
   always @(*)
      case (present state)
          CALC: counter rst15 = 0; // counter for CALC continues to tick
           default: counter rst15 = 1;
      endcase
                                                             init'
                                                                                         counter<3 counter<15 counter<3
   always \Omega(*)
      case (present state)
           LOAD: counter rst3 = 0;
          RES: counter rst3 = 0;
                                                                         init
                                                                                                LOAD
                                                                                                                 CALC
                                                                 IDLE
                                                                                 INIT
                                                                                                                                 RES
           default: counter rst3 = 1;
      endcase
   always @(*)
      case (present state)
          IDLE: pe en = 0;
                                                           rst
           default: pe en = 1;
      endcase
endmodule
```