

Chapter 5 The LC-3

I speak
Spanish to God,
Italian to women,
French to men, and
German to my horse.

Charles V

Instruction Set Architecture

interface

ISA = All of the *programmer-visible* components and operations of the computer

- memory organization
 - address space -- how may locations can be addressed?
 - addressibility -- how many bits per location?
- register set
 - how many? what size? how are they used?
- instruction set
 - > opcodes
 - > data types
 - > addressing modes

ISA provides all information needed for

1.someone that wants to write a program in machine language (or translate from a high-level language to machine language), and also for

2. someone that wants to build a machine for the ISA.

LC-3 Overview: Memory and Registers

Memory

- address space: 2¹⁶ locations (16-bit addresses)
- addressability: 16 bits

Registers

- temporary storage, accessed in a single machine cycle
 - **→**accessing memory generally takes longer than a single cycle
- eight general-purpose registers: R0 R7
 - > each 16 bits wide
 - >how many bits to uniquely identify a register?
- other registers
 - **>** not directly addressable, but used by (and affected by) instructions
 - **PC** (program counter), condition codes

LC-3 Overview: Instruction Set

Opcodes

- 15 opcodes
- Operate instructions: ADD, AND, NOT
- Data movement instructions: LD, LDI, LDR, LEA, ST, STR, STI
- Control instructions: BR, JSR/JSRR, JMP, RTI, TRAP
- some opcodes set/clear condition codes, based on result:
 - >N = negative, Z = zero, P = positive (> 0)

PC

Data Types

• 16-bit 2's complement integer

Addressing Modes

immediate

(ISA

- How is the location of an operand specified?
- non-memory addresses: immediate, register
- memory addresses: PC-relative, indirect, base+offset

Operate Instructions

Only three operations: ADD, AND, NOT


Source and destination operands are registers


- These instructions <u>do not</u> reference memory.
- ADD and AND can use "immediate" mode, where one operand is hard-wired into the instruction.

Will show dataflow diagram with each instruction.


• illustrates <u>when</u> and <u>where</u> data moves to accomplish the desired operation


NOT (Register)






Note: Src and Dst could be the <u>same</u> register.







Using Operate Instructions

With only ADD, AND, NOT...

How do we subtract?

2

How do we OR?

How do we copy from one register to another?

0

- How do we initialize a register to zero?
 - 0 AND

Data Movement Instructions

Load -- read data from memory to register

- LD: PC-relative mode
- LDR: base+offset mode
- LDI: indirect mode

Store -- write data from register to memory

- ST: PC-relative mode
- STR: base+offset mode
- STI: indirect mode

Load effective address -- compute address, save in register

- LEA: immediate mode
- does not access memory

1??!??!

PC-Relative Addressing Mode

Want to specify address directly in the instruction

- But an address is 16 bits, and so is an instruction!
- After subtracting 4 bits for opcode and 3 bits for register, we have <u>9 bits</u> available for address.


Solution:

Use the 9 bits as a <u>signed offset</u> from the current PC.

9 bits:


$$-256 \le O(10) = O(10)$$

Remember that PC is incremented as part of the FETCH phase; This is done <u>before</u> the EVALUATE ADDRESS stage.



ST (PC-Relative)





Indirect Addressing Mode


With PC-relative mode, can only address data within 256 words of the instruction.

What about the rest of memory?


Solution #1:


 Read address from memory location, then load/store to that address.

First address is generated from PC and IR (just like PC-relative addressing), then content of that address is used as target for load/store.



STI (Indirect)





Base + Offset Addressing Mode

With PC-relative mode, can only address data within 256 words of the instruction.


What about the rest of memory?

Solution #2:


Use a register to generate a full 16-bit address.


4 bits for opcode, 3 for src/dest register, 3 bits for *base* register -- remaining 6 bits are used as a <u>signed offset</u>.

• Offset is sign-extended before adding to base register.



STR (Base+Offset)





Load Effective Address

Computes address like PC-relative (PC plus signed offset) and stores the result into a register.


Load . b/c Memory Access X


Note: The <u>address</u> is stored in the register, not the contents of the memory location.

```
1. LD LDI가 ?
```

2. LDR LD LDI ?

LEA (Immediate)





Example

Address	Instruction	Comments
x30F6	111000111111111	$R1 \leftarrow PC - 3 = x30F4$
x30F7	000101000110110	$R2 \leftarrow R1 + 14 = x3102$
x30F8	0011010111111111	$M[PC - 5] \leftarrow R2$ $M[x30F4] \leftarrow x3102$
x30F9	01 0101 0 0101 0 0 0 0 0	<i>R</i> 2 ← 0
x30FA	00010100101001	$R2 \leftarrow R2 + 5 = 5$
x30FB	0111010001001110	$M[R1+14] \leftarrow R2$ $M[x3102] \leftarrow 5$
x30FC	1010011111111111	$R3 \leftarrow M[M[x30F4]]$ $R3 \leftarrow M[x3102]$ $R3 \leftarrow 5$

Control Instructions

Used to alter the sequence of instructions (by changing the Program Counter)

Conditional Branch

- branch is taken if a specified condition is true
 - ➤ signed offset is added to PC to yield new PC
- else, the branch is not taken
 - **➣PC** is not changed, points to the next sequential instruction

Unconditional Branch (or Jump)

always changes the PC

TRAP 가 operating system

- changes PC to the address of an OS "service routine"
- routine will return control to the next instruction (after TRAP)

Condition Codes

LC-3 has three condition code registers:

- N -- negative
- Z -- zero
- P -- positive (greater than zero)

Set by any instruction that writes a value to a register (ADD, AND, NOT, LD, LDR, LDI, LEA)

register

Condition Codes

.(N,Z,P)

Exactly one will be set at all times


Based on the last instruction that altered a register

Branch Instruction

Branch specifies one or more condition codes. If the set bit is specified, the branch is taken.

- PC-relative addressing: target address is made by adding signed offset (IR[8:0]) to current PC.
- Note: PC has already been incremented by FETCH stage.
- Note: Target must be within 256 words of BR instruction.


If the branch is not taken, the next sequential instruction is executed.



Using Branch Instructions

Compute sum of 12 integers.

Numbers start at location x3100. Program starts at location x3000.



Sample Program


P134


Address	Instruction	Comments
x3000	111000101111111	R1 ← x3100 (PC+0xFF)
x3001	0101011011100000	R3 ← 0
x3002	010101001010000	R2 ← 0
x3003	0001010010101	R2 ← 12
x3004	000001000000101	If Z, goto x300A (PC+5)
x3005	011010000100000	Load next value to R4
x3006	00010110100001	Add to R3
x3007	0001001001100001	Increment R1 (pointer)
X3008	00010100111111	Decrement R2 (counter)
x3009	0000111111111010	Goto x3004 (PC-6)

JMP (Register)

Jump is an unconditional branch -- <u>always</u> taken.

- Target address is the contents of a register.
- Allows any target address.





TRAP



Calls a service routine, identified by 8-bit "trap vector."

vector	routine
x23	input a character from the keyboard
x21	output a character to the monitor
x25	halt the program

When routine is done, PC is set to the instruction following TRAP. (We'll talk about how this works later.)

Another Example


Count the occurrences of a character in a file

- Program begins at location x3000
- Read character from keyboard
- Load each character from a "file"
 - ➤ File is a sequence of memory locations
 - ➤ Starting address of file is stored in the memory location immediately after the program
- If file character equals input character, increment counter
- End of file is indicated by a special ASCII value: EOT (x04)
- At the end, print the number of characters and halt (assume there will be less than 10 occurrences of the character)

A special character used to indicate the end of a sequence is often called a sentinel.

 Useful when you don't know ahead of time how many times to execute a loop.

Flow Chart




Program (1 of 2)

Address	Instruction	Comments
x3000	01010101010000	R2 ← 0 (counter)
x3001	0010011000010000	R3 ← M[x3102] (ptr)
x3002	1111000000100011	Input to R0 (TRAP x23)
x3003	011000101100000	R1 ← M[R3]
x3004	0001100001111100	R4 ← R1 – 4 (EOT)
x3005	0000100001000	If Z, goto x300E
x3006	10 <u>0100</u> 1 <u>0011</u> 11111	$R1 \leftarrow NOTR1$
x3007	000100100110001	R1 ← R1 + 1
X3008	000100100000	R1 ← R1 + R0
x3009	000010100000001	If N or P, goto x300B

Program (2 of 2)

Address	Instruction	Comments
x300A	000101001010001	R2 ← R2 + 1
x300B	0001011011100001	R3 ← R3 + 1
x300C	011000101100000	R1 ← M[R3]
x300D	000011111111111	Goto x3004
x300E	00100000000100	R0 ← M[x3013]
x300F	000100000000010	R0 ← R0 + R2
x3010	111100000010001	Print R0 (TRAP x21)
x3011	1111000000100101	HALT (TRAP x25)
X3012	Starting Address of File	
x3013	000000000110000	ASCII x30 ('0')



MEM.EN, R.W.

Global bus

- special set of wires that carry a 16-bit signal to many components
- inputs to the bus are "tri-state devices,"
 that only place a signal on the bus when they are enabled
- only one (16-bit) signal should be enabled at any time
 - >control unit decides which signal "drives" the bus
- any number of components can read the bus
 - register only captures bus data if it is write-enabled by the control unit

Memory

- Control and data registers for memory and I/O devices
- memory: MAR, MDR (also control signal for read/write)

ALU

- Accepts inputs from register file and from sign-extended bits from IR (immediate field).
- Output goes to bus.
 - >used by condition code logic, register file, memory

Register File

- Two read addresses (SR1, SR2), one write address (DR)
- Input from bus
 - ➤ result of ALU operation or memory read
- Two 16-bit outputs
 - **>used by ALU, PC, memory address**
 - data for store instructions passes through ALU

PC and PCMUX

- Three inputs to PC, controlled by PCMUX
 - 1. PC+1 FETCH stage
 - 2. Address adder BR, JMP
 - 3. bus TRAP (discussed later)

MAR and MARMUX

- Two inputs to MAR, controlled by MARMUX
 - 1. Address adder LD/ST, LDR/STR
 - 2. Zero-extended IR[7:0] -- TRAP (discussed later)

Condition Code Logic

- Looks at value on bus and generates N, Z, P signals
- Registers set only when control unit enables them (LD.CC)
 - ➤ only certain instructions set the codes (ADD, AND, NOT, LD, LDI, LDR, LEA)

Control Unit – Finite State Machine

 On each machine cycle, changes control signals for next phase of instruction processing

```
➤ who drives the bus? (GatePC, GateALU, ...)
➤ which registers are write enabled? (LD.IR, LD.REG, ...)
➤ which operation should ALU perform? (ALUK)
→ ...
```

• Logic includes decoder for opcode, etc.