Logic Design with Verilog IV: Design Example (Bus) and Synthesizable Code

Jae W. Lee (jaewlee@snu.ac.kr)

Department of Computer Science and Engineering

Seoul National University

Slide credits: Prof. Ming-Bo Lin (Digital System Designs and Practices Using Verilog HDL and FPGAs)


Outline

- Design example: bus
 - Tri-state based bus
 - Multiplexer-based bus
 - Bus arbitration
 - Simple bus controller example


- Verilog synthesis flow
 - Design environment and constraints
 - Architecture of logic synthesizers
 - Synthesizable operators and constructs
 - Logic optimization

Bus: A Basic Microprocessor System

 Bus: a set of wires used to transport information between two or m ore devices in a digital system



Bus: A Tristate Bus



Bus: A Tristate Bus

Verilog code

```
// a tristate bus example
module tristate_bus (data, enable, qout);
          N = 2; // define bus width
parameter
input
       enable;
input [N-1:0] data;
output [N-1:0] qout;
                                               enable
                                                                [0] [1:0] qout[1:0]
// the body of tristate bus
                                             data[1:0]
assign qout = enable ? data : {N{1'bz}};
                                                          qout_1[0]
endmodule
                                                          qout_1[1]
```


Bus: A Bidirectional Bus

```
// a bidirectional bus example
module bidirectional_bus (data_to_bus, send, receive, data_from_bus, qout);
                    N = 2; // define bus width
parameter
        send, receive;
input
input [N-1:0] data to bus;
output [N-1:0] data_from_bus;
inout [N-1:0] qout; // bidirectional bus
// the body of tristate bus
assign data from bus = receive ? qout : {N{1'bz}};
assign qout = send ? data_to_bus : {N{1'bz}};
                                                                          Module n
endmodule
                                                                       ______data_fr<mark>om_bus[1:0]</mark>
                                         data_to_bus[1:0]
                                                      un2_qout[0]data_from_bus_1[0]
                                                                           qout[1:0
                                             receive
                                                      un2_qout[1]data_from_bus_1[1]
```

Bus: A Bidirectional Bus

```
// a bidirectional bus example
module bidirectional_bus (data_to_bus, send, receive, data_from_bus, qout);
                   N = 2; // define bus width
parameter
                send, receive;
input
input [N-1:0] data to bus;
output [N-1:0] data_from_bus;
inout [N-1:0] qout; // bidirectional bus
// the body of tristate bus
assign data_from_bus = receive ? qout : {N{1'bz}};
assign qout = send ? data_to_bus : {N{1'bz}};
                                                                         Modulen
endmodule
                                                                    01 1:0 data_from_bus[1:0]
                                        data to bus[1:0]
                                                      un2_qout[0]datt_from_bus_1[0]
                                                                         adut[1:0])
                                            receive
                                                     un2_qout[1]data_from_bus_1[1]
```


Bus: A Multiplexer-Based Bus




The propagation delay is much less than the tristate bus when the modules attached to it are large enough It can avoid the large amount of capacitive load by the tristate bus

Bus: Arbitration

- Bus arbitration
 - The operation that chooses one transmitter from multiple ones attempting to transmit data on the bus
- Types of bus arbitration schemes
 - Daisy-chain: fixed priority
 - Radial: fixed, round robin, etc.






(a) Daisy-chain arbitration

(b) Radial arbitration

Overview




Source

```
module bus source (clk, rst, bus en, din, dout, id);
parameter NUM DESTINATION=2;
                                                              bus_en'
                                                                                                                   bus_en
                    clk, rst, bus en;
input
                                                                                        bus_en
input [31:0]
                    din;
                                                                            IDLE
                                                                                                       RUN
output [31:0]
                   dout;
output reg [2:0]
                    id;
                                                                            [id=0]
                                                                                                    [id=id+1]
reg [2:0]
                    sel;
                   sel rst;
reg
reg [1:0] curr state, next state;
parameter IDLE=2`d0, RUN=2`d1;
                                                                     rst
                                                                                        bus_en'
assign dout = din;
 //part 1: initialize to state INIT and update current state register
  always @(posedge clk or posedge rst)
   if(rst) curr state <= IDLE; else curr state <= next state;</pre>
 //part 2: determine next state
 always @(*)
   case(curr state)
     IDLE: if(bus en) next state <= RUN; else next state <= curr state;</pre>
     RUN: if(bus en) next state <= curr state; else next state <= IDLE;
   endcase
```

Source (cont'd)

```
bus_en/id=sel
//part 3: determine output and internal register
//Output id is determined
                                                                 bus_en'
always Q(*)
 case(curr state)
                                                                                             bus_en
   IDLE: id <= 0;
                                                                                 IDLE
                                                                                                             RUN
    RUN: if(bus en) id <= sel; else id <= 0;
                                                                                [id=0]
                                                                                                          [id=id+1]
   default: id <= id:</pre>
  endcase
//If sel rst == 0, increment id counter (sel)
always @(posedge clk or posedge sel rst)
 if(sel rst) sel <= 0; else if(sel==NUM DESTINATION) sel <= 1; else sel <= sel + 1;
                                                                                             bus en'
//Setting internal register to control the counter
always @(*)
 case(curr state)
   IDLE: if(bus en) sel rst <= 0; else sel rst <= 1;</pre>
    RUN: if(bus en) sel rst <= 0; else sel rst <= 1;
    default: sel rst <= sel rst;</pre>
  endcase
```


Destination





Outline


- Design example: bus
 - Tri-state based bus
 - Multiplexer-based bus
 - Bus arbitration
 - Simple bus controller example
- Verilog synthesis flow
 - Design environment and constraints
 - Architecture of logic synthesizers
 - Synthesizable operators and constructs
 - Logic optimization

Logic Synthesizer










Logic Synthesis Environment

- Design environment
- Design constraints
- RTL code
- Technology library



Design Environment

The process parameters


- Technology library
- Operating conditions
 - Process of technology
 - Operating voltage and temperature

I/O port attributes

- Drive strength of input port
- Capacitive loading of output port
- Design rule constraints

Statistical wire-load model

- Pre-layout static timing analysis




Design Constraints

- Include clock, input delay and output delay
 - e.g., 100MHz, every input/output has 0.5ns delay

- Clock signal specification
 - Period : clock period
 - Duty cycle: proportion of time during which a component is operated
 - Transition time: rise time and fall time of the clock
 - Skew : clock network delay
- Delay specifications
 - Maximum
 - Minimum

Architecture of Logic Synthesizers



Architecture of Logic Synthesizers

- Front end
 - Parsing phase
 - Check the syntax of the source code
 - Create internal components
 - Elaboration phase
 - Connect the internal components
 - Unroll loops & expand generate-loops
 - Set up parameters passing for tasks and functions

Elaboration

Analysis/Translation

Technology-independent synthesis
(logic optimization)

Technology-dependent synthesis

Optimized gate-level netlist

Technology library

RTL source

Parsing

→ Complete description of the input circuit

Writing Synthesizable Code

- Synthesizable operators
- Synthesizable constructs
 - assignment statement
 - if .. else statement
 - case statement
 - loop structures
 - always statement

Synthesizable Operators

Analysis/translation step extracts the logical functions from a language structure

Arithmetic	Bitwise	Reduction	Relational
+: add	~: NOT	&: AND	>: greater than
- : subtract	&: AND	: OR	<: less than
*: multiply	: OR	~&: NAND	>= : greater than or equal
/ : divide	^: XOR	~ : NOR	<=: less than or equal
%: modulus	~^, ^~: XNOR	^: XOR	Equality
**: exponent		~^, ^~: XNOR	1 7
Shift		Logical	==: equality !=: inequality
<< : left shift >> : right shift	case equality ===: equality	&&: AND ∥: OR	Miscellaneous
<pre>>>> . right simt <!--< : arithmetic left shift -->>>: arithmetic right shift</pre>	!==: inequality	!: NOT	{ , }: concatenation {const_expr{ }}: replication
			?: : conditional

Operators with gray blocks are generally the exceptions for synthesis Operands can be wire net type, reg variable type and parameter, as well as functions

- Usually synthesize into a 2-to-1 multiplexer
 - Nested if-else → priority-encoded, cascaded combination of multiplexers
- For combinational logic
 - Completely specified?

```
always @(enable or data)
  if (enable) y = data; //infer a latch
```

```
always @(enable or data)
  if (enable) y = data;
  else y = y; //infer a latch
```

```
always @(enable or data)
  if (enable) y = data;
  else y = x; //infer a mux
```

Latch inference --- Incomplete if-else statements

```
// creating a latch
module latch_infer_if(enable, data, y);
input enable, data;
output reg y;
always @(enable or data)
  if (enable) y = data; // infer a latch for y
```

- For sequential logic
 - Completely specified?

- Synthesis tool will remove the redundant expression

- Coding style
 - Avoid using any latches in a design
 - Assign outputs for all input conditions to avoid inferred latches
 - Two ways to avoid latch inference:

```
always @(enable or data)
  y = 1'b0;  // initialize y to its initial value.
  if (enable) y = data;
```

```
always @(enable or data)
  if (enable) y = data;
  else y = x; // complete if-else statement
```

Synthesizable Constructs: case Statement

- A case statement
 - Infers a multiplexer
 - Completely specified?

Synthesizable Constructs: case Statement

Latch inference --- Incomplete case statements

```
// Creating a latch
module latch infer case(select, data, y);
                                             select[1:0]
output reg y;
always @(select or data)
    case (select)
       2'b00: y = data[select];
       2'b01: y = data[select];
       2'b10: y = data[select];
       // infer a latch
endcase
                                                              un1 select 1
```

Synthesizable Constructs: case Statement

Latch inference --- Complete case statements

```
module mux(select, data, y);
...
output reg  y;
always @(select or data)
    case (select)
        2'b00: y = data[select];
        2'b01: y = data[select];
        2'b10: y = data[select];
        default: y = 2'b11; // mux
        endcase
```

Synthesizable Constructs: Pos/Neg signals

Mixed use of posedge/level signals

Error: Do not mix posedge/negedge use with plain (level) signal references

Synthesizable Constructs: Pos/Neg signals

• Mixed use of posedge/negedge signals

```
// the mixed usage of posedge/negedge signal
module DFF_good (clk, reset_n, d, q);
...
// the body of DFF
always @(posedge clk or negedge reset_n)
begin
    if (!reset_n) q <= 1'b0;
    else    q <= d;
end</pre>
```

- Loop statements for, while, and forever are synthesizable except that while and forever must contain timing control @(posedge clk) or @(negedge clk)
- repeat is generally not synthesizable

```
// an N-bit adder using for loop.
module nbit_adder_for( x, y, c_in, sum, c_out);
parameter N = 4;  // default size
...
integer i;
...
always @(x or y or c_in) begin
    co = c_in;
    for (i = 0; i < N; i = i + 1)
        {co, sum[i]} = x[i] + y[i] + co; // At the elaboration phase, the always
block is expanded into the following statements
    c_out = co;
end</pre>
```

Loop structures – Incorrectly synthesizable example

```
// a multiple cycle example --- This is an incorrect version.
parameter N = 8;
                                                   data b[7:0]
parameter M = 4;
input clk, reset n;
                                                                         total[7:0]
integer i;
// what does the following statement do?
                                                   data a[3:0]
always @(posedge clk or negedge reset_n) begin
                                                           total 1 sqmuxa
    if (!reset_n) total <= 0;</pre>
    else for (i = 0; i < M; i = i + 1)
        if (data a[i] == 1) total <= total + data b;
end
```

Q: Why the synthesized result is like this? Due to the blocking statement!


```
// a multiple cycle example --- This is an incorrect version.
parameter N = 8;
                                                     data b[7:0]
parameter M = 4;
input clk, reset n;
                                                                           total[7:0]
integer i;
// what does the following statement do?
                                                     data a[3:0]
always @(posedge clk or negedge reset n) begin
                                                             total 1 sqmuxa
    if (!reset n) total <= 0;</pre>
    else begin
       if (data_a[0] == 1) total <= total + data_b;</pre>
       if (data_a[1] == 1) total <= total + data_b;</pre>
       if (data_a[2] == 1) total <= total + data_b;</pre>
       if (data a[3] == 1) total <= total + data b;</pre>
    end
end
```

Loop structures – Incorrectly synthesizable example




Architecture of Logic Synthesizers


- Back end
 - Analysis/translation
 - Include managing the design hierarchy
 - Extract the FSM
 - Explore resource sharing
 - Logic synthesis (logic optimization)
 - Create a new gate network computing the functions specified by a set of Boolean functions, one per primary output
 - Balance a number of concerns : functional metric and non-functional metric (area, power, delay)
 - Netlist generation



- Combinational circuit
 - e.g., Minimum cover selection on K-map




- Combinational circuit
 - e.g., multi-level logic




☐ How can we increase the logic level? (conversion into multi-level?)

- FSM optimization in sequential circuit
 - State minimization in FSM + input/output/state encoding + combinational circuit optimization



```
module sequence detector mealy (clk, reset n, x, z);
  input
                            clk, reset n, x; output reg z;
                           present state, next state; // present state and next state
   reg
                           A = 2'b00, B = 2'b01, C = 2'b10, D = 2'b11;
   parameter
// part 1: initialize to state A and update present state register
   always @(posedge clk or negedge reset n)
       if(!reset n) present state <= A; else present state <= next state;</pre>
// part 2: determine next state
  always @(present state or x)
     case(present state)
         A: if (x) next state = A; else next state = B;
         B: if (x) next state = C; else next state = B;
         C: if (x) next state = A; else next state = D;
         D: if (x) next state = C; else next state = B;
// part 3: evaluate output z
  always @(present state or x) // mealey machine
     case (present state)
         A: if (x) z = 1'b0; else z = 1'b0;
         B: if (x) z = 1'b0; else z = 1'b0;
         C: if (x) z = 1'b0; else z = 1'b0;
         D: if (x) z = 1'b1; else z = 1'b0;
     endcase
endmodule
```



states → # F/Fs

- FSM optimization in sequential circuit
 - State Minimization
 - Fewer states require fewer state bits
 - Fewer bits require fewer logic equations
 - Encodings: State, Inputs, Outputs
 - State encoding with fewer bits has fewer equations to implement
 - However, each may be more complex
 - State encoding with more bits (e.g., one-hot) has simpler equations
 - Complexity directly related to complexity of state diagram
 - Input/output encoding may or may not be under designer control