Hardware Design with Zynq® FPGA #2: How Can SW Access HW Component?

Jae W. Lee (jaewlee@snu.ac.kr)

Department of Computer Science and Engineering

Seoul National University


Slide credits: Prof. Sungjoo Yoo (Seoul National University)

Outline

- How can software access a hardware component?
 - Memory-mapped I/O
 - What happens when executing a load instruction?
 - Virtual-to-physical memory mapping
 - Translation Lookaside Buffer (TLB)
 - Multi-level page table
- How can hardware components access the main memory?
- Overview of Lab 6 and 7


A Simplified View of Embedded System HW


- Processor
- Memory Controller
- Peripherals
- System Bus
- Peripheral Bus



Memory-Mapped I/O: CPU and BRAM on PL

- Connecting CPU and BRAM (Block Random Access Memory)
 - CPU in PS & AXI interconnect + BRAM controller + BRAM in PL
- Our question
 - How our software accesses BRAM?





- How does my software communicate with a hardware component?
 - Option 1: Consider the hardware component as a part of memory
 - a.k.a. memory-mapped I/O, i.e., load/store instructions from/to a physical address in memory
 - Option 2: Consider it as a device
 - Device driver is used


- Quick Answer: Physical memory of BRAM and mmap()
 - BRAM is mapped @ physical address 0x4000_0000 ~ 0x4000_1FFF (8KB)
 - Cf. Off-chip DRAM (BD.IC25/26) is @ address 0x0000_0000 ~ 0x3FFF_FFFF (1GB)

 Hardware components are assigned their own physical addresses


- e.g., BRAM region starts at 0x4000_0000.

- Question: Who does this assignment?

System designer!



- Quick answer: BRAM is @ address 0x4000_0000 ~ 0x4000_1FFF
 - Cf. DRAM (BD.IC25/26) is @ address 0x0000_0000 ~ 0x3FFF_FFF
- System call mmap() can be used to create a virtual-to-physical address mapping
 - int foo = open("/dev/mem", O_RDWR);
 - int *ptr = mmap(NULL, size, PROT_READ|PROT_WRITE, MAP_SHARED, foo, 0x40000000);




Software code using mmap() to access BRAM

```
int foo = open("/dev/mem", O RDWR);
                                                           for (i = 0; i < SIZE; i++)
// Given a pathname for a file, open() returns a file descriptor
                                                              *(fpga_bram + i) = (i * 2);
// 'dev/mem' refers to the system's physical memory
                                                            // write arbitrary data on the BRAM area
// O RDWR means both readable and writable access mode
                                                           printf("%-10s%-10s\n", "addr", "FPGA(hex)");
 int *fpga bram = mmap(NULL, SIZE *
                                                           for (i = 0; i < SIZE; i++)
sizeof(int), PROT READIPROT WRITE,
MAP SHARED, foo, 0x4000000);
                                                              printf("%-10d%-10X\n", i, *(fpga bram + i));
// mmap() creates a new mapping in the virtual address space of
                                                            // read and show the data to check if BRAM's working correctly
the calling process
// NULL means that the kernel chooses the address for mapping
// SIZE specifies the length of the mapping
// PROT arguments describe the memory protection (RD/WR)
// MAP SHARED makes updates visible to other processes
// foo indicates the file descriptor to be mapped
// 0x4000 0000 refers to offset of the file descriptor \rightarrow physical
address for BRAM
```


- Reading from a hardware component (e.g., BRAM)
 - Step 1: Load unit accesses L1 data cache
 - TLB access for virtual address to physical address translation
 - Non-cacheable access for hardware components other than main memory

Memory hierarchy


- Main memory
 - Dynamic RAM (DRAM)
- Cache
 - Static RAM (SRAM)
 - L1 cache
 - 1~2 clock cycles, ~32KB
 - Instruction (I) cache, data (D) cache
 - L2 cache
 - ~10 clock cycles, 100KB~1MB
 - Shared I+D
 - L3 cache
 - ~50 clock cycles, 1MB~10MB
 - eDRAM for better area efficiency in IBM PowerPC



Memory/storage address space



Page table for VA-to-PA translation



Page table

Hierarchical page table
In reality, the page table is
constructed in a hierarchical
manner

A virtual page is the unit of memory protection because all of its bytes share the U/S and R/W flags



PTE (page table entry)

P: presence, R/W: read only or not

U/S: user/supervisor A: accessed, D: dirty

G: granularity (4KB or 4MB)





Figure 9.5 Page table when some pages are not in main memory.

Software code using mmap() to access BRAM


```
int foo = open("/dev/mem", O RDWR);
// Given a pathname for a file, open() returns a file descriptor
// 'dev/mem' refers to the system's physical memory
                                                                                           valid-invalid
// O RDWR means both readable and writable access mode
                                                                                       frame
 int *fpga bram = mmap(NULL, SIZE *
                                                               fpga bram
sizeof(int), PROT READ|PROT WRITE,
MAP SHARED, foo, 0x4000000);
                                                                                                                      D
// mmap() creates a new mapping in the virtual address space of
the calling process
                                                                                Н
                                                                                           page table
                                                                               logical
// NULL means that the kernel chooses the address for mapping
                                                                               memory
// SIZE specifies the length of the mapping
// PROT arguments describe the memory protection (RD/WR)
                                                                                                              0x4000 0000
// MAP SHARED makes updates visible to other processes
// foo indicates the file descriptor to be mapped
                                                                                                     physical memory
// 0x4000 0000 refers to offset of the file descriptor \rightarrow physical
address for BRAM
                                                                               Figure 9.5 Page table when some pages are not in main memory 5
```

What is the contents of PTE (Page Table Entry)?


```
int foo = open("/dev/mem", O RDWR);
// Given a pathname for a file, open() returns a file descriptor
// 'dev/mem' refers to the system's physical memory
// O RDWR means both readable and writable access mode
 int *fpga_bram = mmap(NULL, SIZE *
sizeof(int), PROT READ|PROT WRITE,
MAP SHARED, foo, 0x4000000);
// mmap() creates a new mapping in the virtual address space of
the calling process
// NULL means that the kernel chooses the address for mapping
// SIZE specifies the length of the mapping
// PROT arguments describe the memory protection (RD/WR)
// MAP SHARED makes updates visible to other processes
// foo indicates the file descriptor to be mapped
// 0x4000 0000 refers to offset of the file descriptor \rightarrow physical
address for BRAM
```




Private virtual address space per process



- Page tables in physical memory
 - Page table, requiring 4MB per process, is too big to be stored on CPU chip and thus stored in main memory






Memory hierarchy

- Main memory
 - Dynamic RAM (DRAM)
- Cache
 - Static RAM (SRAM)
 - L1 cache
 - 1~2 clock cycles, ~32KB
 - Instruction (I) cache, data (D) cache
 - L2 cache
 - ~10 clock cycles, 100KB~1MB
 - Shared I+D
 - L3 cache
 - ~50 clock cycles, 1MB~10MB
 - eDRAM for better area efficiency in IBM PowerPC

TLB (Translation Lookaside Buffer) for virtual address (VA) to physical address (PA) translation



[Source: K. Asanovic, 2008]

Decomposing Load Instruction Execution


Translation Lookaside Buffers (TLB)

Address translation is very expensive!


In a two-level page table, each reference becomes several memory accesses

Solution: Cache translations in TLB

TLB hit \Rightarrow Single Cycle Translation TLB miss \Rightarrow Page Table Walk to refill




Address translation & protection




• Every instruction and data access (to cache) needs address translation and protection checks

[Source: K. Asanovic, 2008]


- Flat page tables are expensive
 - If you run 100 processes each requiring its own page table of 4MB, the total page table size, 400MB is too big




• Hierarchical page table to reduce page table size




- Page table with 48b address space
 - All the tables are stored in main memory
 - How many memory accesses for address translation?




- TLB miss penalty in hierarchical page table
 - Since all the tables are stored in main memory, in the worst case, 4 memory accesses for address translation occur, ~50ns x 4=200ns!



- Paging with 48b address TLB and MMU cache
 - TLB and MMU cache store recently accessed entries to reduce the average latency of address translation



- A tip of iceberg?
 - Triggers a series of steps
- CPU to L1 cache
 - VA to PA by TLB
- What happens next?



We have covered this step:

- Step 1: Load unit accesses L1 data cache
 - TLB access
 - Non-cacheable access


We will cover in the next lecture:

- Step 2: CPU sends a read request to the bus
 - What does "read request" exactly mean?
- Step 3: Bus determines the destination and forwards the read request to the destination
 - How can the bus determine the destination?
 - What does 'forward' exactly mean?
- Step 4: The hardware component receives the read request and sends the required data to the bus
 - What does "receive the read request" exactly mean?
- Step 5: Bus forwards the data to CPU
- Step 6: CPU stores the data in its registers


Outline

- How can software access a hardware component?
- How can hardware components access the main memory?
 - IOMMU
 - Hardware components use virtual address as well
 - VA to PA mapping is done by IOMMU
- Overview of Lab 6 and 7


Hardware devices require virtual address




- What happens if hardware components use physical address?
 - Each hardware component needs a fixed region of physical address




- What happens if hardware components use physical address?
 - Each hardware component needs a fixed region of physical address



- What if you use only text messaging for now?
 - Waste of main memory resource due to fixed physical address allocation




- What happens if hardware components use physical address?
 - Each hardware component needs a fixed region of physical address



- What if you use only text messaging for now?
 - Waste of main memory resource due to fixed physical address allocation
- Solution? IOMMU!
 - Hardware components use virtual address
 - IOMMU does VA to PA translation for hardware components


IOMMU for Better Utilization of Memory

Private virtual address space per HW component



IOMMU for Better Utilization of Memory

- What happens if hardware components use physical address?
 - Each hardware component needs a fixed region of physical address




- What if you use only text messaging for now?
 - Waste of main memory resource due to fixed physical address allocation
- IOMMU enables better utilization of memory resource




IOMMU for Better Utilization of Memory


- IOMMU (Input Output Memory Management Unit)
 - Each device needs its own TLB for VA to PA translation before accessing main memory




Outline


- How can software access a hardware component?
- How can hardware components access the main memory?
- Overview of Lab 6 and 7






- Interconnect switches
 - Central Interconnect
 - Master Interconnect
 - Slave Interconnect
 - Memory Interconnect
 - OCM Interconnect









UG585_c3_02_101614


- Interconnect switches
 - Central Interconnect
 - Master Interconnect
 - Slave Interconnect
 - Memory Interconnect
 - OCM Interconnect






Next Week

- Communication between hardware components
 - CPU bus (interconnect) BRAM controller
 - BRAM controller my hardware component




Lab 7: BRAM + My Hardware Component




UG585_c3_02_101614

Lab 7: BRAM + My IP

- Interconnect switches
 - Central Interconnect
 - Master Interconnect
 - Slave Interconnect
 - Memory Interconnect
 - OCM Interconnect





Next Week

- Communication between hardware components
 - CPU bus (interconnect) BRAM controller
 - BRAM controller my hardware component
- Split transaction bus
 - ARM AMBA3 AXI protocol
 - Split transaction
 - Multiple read/write channels per port
 - Crossbar interconnect
 - Out of order transaction
 - Deadlock problem and solution

