
Term Project #2: Fixed-Point MV Multiply (Optional)


05/31/2018

4190.309A: Hardware System Design (Spring 2018)

- Fixed-point representation of a number
 - Example: 16-bit fixed point number (Scale factor: 1/256)




- Representing 10101111.00100110 (Binary)



- Stored as 0xAF26 (=1010111100100110) in memory.

- Input/output data format
 - Input: 16-bit Fixed point (Scale factor: 1/256)



Output: 32-bit Fixed point (Scale factor: 1/256)



- There is no zero-padding for this project.
- You don't need to care for endianness in this project

Hardware files

- Template: Freely use Verilog files from Lab8-2 / Term #1 / etc.
- You may use Xilinx integer MAC IP.
- You may have to modify the block design to use DMA.
 - Refer to Lab6 to learn about block design.

- Software files
 - Templates: main.cpp zynq.cpp zynq.h Makefile
 - Files you have to submit : fpga.cpp fpga.h
 - Input generator: generator.c
 - Input file : input.txt
- Add your variables to fpga_tb (at fpga.h) class
 - As private variables
 - Or you may add it as global variables in fpga.cpp
- Use software-implemented code as reference
 - zynq.cpp:170 zynq_tb::arm_calculate()

Add your variables to the private section of fpga_tb class.

```
6 class fpga_tb : public zynq_tb
 8 public:
           fpga tb() = delete;
          fpga tb(const fpga tb &) = delete;
           fpga tb(const fpga tb &&) = delete;
12
13
           fpga tb &operator=(const fpga tb &) = delete;
           fpga tb &operator=(const fpga tb &&) = delete;
15
16
           fpga tb(size t size shifter) : zyng tb(size shifter){}
17
           ~fpga tb(){}
18
           void fpga load to bram(const uint16 t *ipt matrix fix16, const uint16 t *ipt vector fix16);
19
           void fpga execute and copy(uint32 t *your vector fix32);
20
21
           void fpga cleanup();
23 private:
              dd your variables/functions here.
24
27 #endif
```

- Add your variables to the private section of fpga_tb class.
 - Or you may add it as global (static) variables in fpga.cpp

```
14 #define MATRIX ADDR BRAM BASE
15 #define IPT VECTOR ADDR (MATRIX ADDR + (MATRIX_SIZE * MATRIX_SIZE * sizeof(uint32_t)))
16 #define OPT VECTOR ADDR (IPT VECTOR ADDR + MATRIX SIZE * sizeof(uint32 t))
17
18 #define INSTRUCTION ADDR 0x43C00000
19 #define MAGIC CODE 0x5555
20
21 //you can add variables in here too (It is recommanded to modify fpga tb class's private field).
22
23 void fpga_tb::fpga_load_to_bram(const uint16 t *ipt matrix fix16, const uint16 t *ipt vector fix16)
24 {
25
26 }
28 void fpga tb::fpga execute and copy(uint32 t *your vector fix32)
29 {
30
31 }
33 void fpga tb::fpga cleanup()
34 {
35
```

- Compile and run your software code
 - Compile: \$> sudo make
 - Run:\$> sudo ./project2
- Using input generator
 - \$> ./input_generator
 - Generator will write data to input.txt
- Test will be done for 65536 random matrix-vector.
 - In Makefile, uncomment -DDEBUG to test with input.txt.
 - Recompile(\$> make clean; make) after modifying flag.

```
Remove '#' to uncomment it


11 #uncomment -DDEBUG to print values

12 cxxflags = -std=c++14 -02 -Wall -Werror -Wno-pointer-arith #-DDEBUG
```


Due: 6/16 (Thursday class), 6/17 (Friday class)


- Scoring policy
 - This project is totally optional.
 - You can get up to 25% more points for the term project (125 instead of 100 for full credits).
 - Note that the term project accounts for 20% of your total grade.
- Grade boost!
 - Top 2 teams will get a grade boost (B+ → A-, A0 → A+).
 - Only those teams who get full credits will be considered (no correctness issue).
 - Performance will be the tie breaker.

- Problem of naïve implementation
 - MAC suffers from data starvation while data is copied into registers.



Pipelining





- Bit width of AXI bus (32 bit) is bottleneck.
 - To feed 64 PEs in a cycle, BRAM should fetch 16 * 64 = 1024 bit / cycle.
 - Maximum theoretical utilization: 32 / 1024 = 3.125%
 - Waste of FPGA resources.

Solution

- Expend bus's bit width (Hardware modification is needed)
- Use resource efficiently (2 PEs are enough for 100% utilization).
 - Using less area leads to reduced cost in ASIC fabrication(production).