
#### Lab #2: Using IP Catalog and Synthesis

03/15/2018

4190.309A: Hardware System Design (Spring 2018)

#### **Custom HW Example: Matrix Multiplication IP**



#### Practice #1


#### Practice #1. Using Vivado IP catalog

 Using IP catalog of Vivado, implement following two blocks and synthesize them. Write down a given test bench (next slide) and show the waveform.

- 1. Design 32-bit integer MAC
  - Use Xilinx MAC IP ("multiply adder" IP in the IP catalog)
- 2. Design 32-bit floating point MAC
  - Use Xilinx floating point IP ("floating point" IP in the IP catalog)
  - Write-down a test bench that **checks following two test cases**
  - 1) a=0.15 (0x3e19999a), b=0.2 (0x3e4ccccd), c=3.0 (0x40400000)
  - 2) a=NaN (0x7fcccccd), b=0 (0x0), c=0.125 (0x3e000000)
  - Hex numbers in parenthesis are IEEE-754 representation

# Practice #1. Using Vivado IP catalog


Write test benches for IP (provided)



```
`timescale ins / ips
                                                                                                                                                                                                                                                                                                                         floating_point_MAC fpUUT(
                                                                                                                                                                                                                                                                         30
                                                                                                                                                                                                                                                                         31
                                                                                                                                                                                                                                                                                                                                                  .actk(ctk),
                       module tb();
                                                                                                                                                                                                                                                                                                                                                  .aresetn(~rst),
                                                                                                                                                                                                                                                                                                                                                 .s_axis_a_tvalid(1'b1),
                                             //for my IP
                                                                                                                                                                                                                                                                                                                                                 .s_axis_b_tvalid(1'b1),
                                             reg [32-1:0] ain:
                                                                                                                                                                                                                                                                                                                                                 .s_axis_c_tvalid(1'b1),
                                             reg [32-1:0] bin:
                                                                                                                                                                                                                                                                                                                                                 .s_axis_a_tdata(ain),
                                             reg [32-1:0] cin:
                                                                                                                                                                                                                                                                                                                                                 .s_axis_b_tdata(bin),
                                               reg rst;
                                                                                                                                                                                                                                                                                                                                                 .s_axis_c_tdata(cin),
                                             reg clk)
                                             wire [32-1:0] res_fp, res_int;
                                                                                                                                                                                                                                                                          39
                                                                                                                                                                                                                                                                                                                                                   .m axis result tvalid (dvalid).
                                                                                                                                                                                                                                                                          40
                                                                                                                                                                                                                                                                                                                                                  .m_axis_result_tdata (res_fp)
                                             wire dvalid:
                                                                                                                                                                                                                                                                          42
                                               //for test
                                                                                                                                                                                                                                                                          43
                                               integer i:
                                                                                                                                                                                                                                                                          44
                                               //random test vector generation
                                                                                                                                                                                                                                                                          45
                                               initial begin
                                                                    c1k<=0;
                                                                      rst <= 0:
                                                         for(i=0; i<32; i=i+1) begin
                                                                                                                                                                                                                                                                          49
                                                                    ain = \sup(2**31);
                                                                                                                                                                                                                                                                          50
                                                                    bin = \sup_{x \to 0} \sup_{x \to 0} \sum_{x \to 0
                                                                                                                                                                                                                                                                        51
                                                                                                                                                                                                                                                                                                 endmodule
                                                                     cin = $urandom%(2**31);
                                                                   #10;
                                                          end
                                               end
28
                                             always #5 clk = ~clk;
```

# Practice #1. Using Vivado IP catalog


Check results with simulation




#### Practice #2

- Using for-generate statement and adder module (32 bit based) that you implemented last week, implement an "adder array" consisting of 4 adders. Design your own test bench and show the wave form (test 4 random vectors for each 'cmd').
  - Simulation, Synthesis

In the last lab, we designed 32-bit integer ADD/MUL/MAC units



- Using your adder, implement vector adder (4 input / output)
- Note: "cmd" signal for output configuration (See next slide for details)




```
module adder_array
(cmd,
ain0, ain1, ain2, ain3,
bin0, bin1, bin2, bin3,
dout0, dout1, dout2, dout3,
overflow);
  input [2:0] cmd;
  input [31:0] ain0, ain1, ain2, ain3;
  input [31:0] bin0, bin1, bin2, bin3;
  output [31:0] dout0, dout1, dout2, dout3;
  output [3:0] overflow;
... WRITE YOUR LOGIC HERE ...
endmodule
```


- **cmd:** operating mode
  - ==0, output port *dout0* shows *ain0+bin0*, and the others show 0.
  - ==1, output port *dout1* shows *ain1+bin1*, and the others show 0.
  - ==2, output port *dout2* shows *ain2+bin2*, and the others show 0.
  - ==3, output port *dout3* shows *ain3+bin3*, and the others show 0.
  - ==4, every output port show its own additi on result.
- ain: 1<sup>st</sup> operand
- bin: 2<sup>nd</sup> operand
- dout: mac result
- overflow: ==1, if overflow is detected; = =0, otherwise. overflow[i] is overflow bit t for douti (e.g., overflow[1] is overflow bit for dout1)

How to Use IP Catalog (for Practice #1)


#### Using IP Catalog




- Search floating point IP
  - Floating-point(for fp) / Multiply adder(for int)



Configuration




Remove redundant pins



Skip

Generate customized floating point MAC



# Generating floating point MAC


🕮 Tcl Console 🔎 Messages 🔯 Log 🗎 Reports 🕩 Design Runs

Bun synthesis on your project source files

Run Synthesis (Optional) lab2 - [D:/vivado/lab2 -/lab2/lab2.xpr] - Vivado 2016.4 File Edit Flow Tools Window Layout View Help Running synth\_design 🚵 🔊 💵 🖺 🛣 🗙 👂 🏲 😭 🚳 💥 🔀 😇 😬 Default Layout \* W & % & Flow Navigator Project Manager - lab2 ∑ Project Summary × 1 P Catalog × 1 top\_lab2, v × 2 E 15 X File Edit Flow Tools Window Layout View Help 🔍 🎞 🖨 I 📦 🔡 🖟 🔃 D:/vivado/lab2\_-/lab2/lab2.srcs/sources\_1/new/top\_lab2.v 🚵 🔊 💷 🖺 🦍 🔀 🏂 🔀 🖽 Default Layout 4 Project Manager ⊕ Design Sources (1) Project Settings - 1 top\_lab2 (top\_lab2, v) (1) Project Manager - lab2 B-Q- UUT - floating\_point\_MAC (floating\_point\_MAC,xci) Add Sources Q 🖫 🖨 ∑ Project Summary × ☐ IP Catalog × ☐ top\_lab2.v × V Language Templates input clk, - Simulation Sources (1) ( 🔀 🗯 ា 🔡 🖺 🔃 D:/vivado/lab2\_-/lab2/lab2.srcs/sources\_1/new/top\_lab2.v input rst. ⊕- sim\_1 (1) Project Manager nutout res 'timescate Ins / Ins IP Integrator Project Settings Create Block Design 3 Add Sources ⊕-G= UUT - floating\_point\_MAC (floating\_point\_MAC,xci) ■ Open Block Design
 ■ Open Block Design reg [31:0] ina; - Constraints Language Templates reg [31:0] inb: ...... Simulation Sources (1) Generate Block Design IP Catalog input rst. reg [31:0] inc: ṁ-ṁ sim\_1 (1) output res Simulation IP Integrator always @(posedge clk) begin Simulation Settings if (rst) hegin Create Block Design Bun Simulation reg [31:0] inst ina <= 32"b3(8ecced) m Open Block Design inb <= 32163180000000 reg [31:0] inh: Generate Block Design inc <= 32'h41 reg [31:0] inc: Blaboration Settings Open Elaborated Design Simulation Simulation Settings always @(posedge clk) begin Synthesis Hierarchy IP Sources Libraries Compile Order if(rst) begin Bun Simulation inc <= inc: Synthesis Settings ina <= 32 h3f8ccccd; ? \_ 🗆 🗗 × Run Synthesis RTL Analysis inb <= 32'h3f800000; **←** ⇒ 🛐 k 23 🖨 Den Synthesized Design Launch Runs Elaboration Settings ∮ floating\_point\_MAC,xci Open Elaborated Design Launch the selected synthesis or implementation runs. Synthesis Hierarchy IP Sources | Libraries | Compile Orde Launch directory: 🙉 (Default Launch Directory) Source File Properties Run Synthesis ← ⇒ 55 k Launch runs on local host: Number of jobs: 2 
 ▼ top\_lab2, v Synthesis Completed Ogenerate scripts only ✓ Enabled Implementation Settings Location: D:/vivado/lab2\_-/lab2/lab2.srcs Run Implementation Verilog -Don't show this dialog again Den Implemented Design Type: Synthesis successfully completed, Library xil\_defaultlib --Program and Debug Cancel Bitstream Settings Today at 01:42:36 AM Modified: 🐧 Generate Bitstream Copied to: D:/vivado/lab2\_-/lab2/lab2\_srcs/sources\_1/n Hun Implementation Open Hardware Manager .m.axis\_result\_tvalid (dvalid) .m\_axis\_result\_tdata (res) Encrypted: 36 Open Synthesized Design Core Container: No. 39 View Reports General Properties ? \_ 🗆 🗗 × Name THS TPWS Total Power Failed Routes LUT FF BRAM URAM PCIe % Start Don't show this dialog again □ ⇒ synth\_1 (active) constrs\_1 Not started constrs\_1 Not started Out-of-Context Module Buns Cancel 0 0 0.000 3/12/17 1:40 —
✓ floating\_point\_MAC\_synt... floating\_poi... synth\_design Complete.

# Generating floating point MAC

Implementation (Optional)



# Notice


#### Notice: Clean Up after the Lab

Please clean up your desk and pur your chairs back TAs will be very happy! ⊕ ⊕ ⊕




# Tips for Debugging

Check the log file to understand error descriptions




# Tips for Debugging

Locate the log file on file browser



# Tips for Debugging

Check error messages in the log file



# Appendix

Integer MAC IP spec.

MultAdd
Single Xtreme DSP (DSP48) Implementation
Maximal/Optimal Pipelining




Figure 2: Single DSP Slice Implementation