# **VHDL Source Code Master Index**

## **Table of Contents**

| Code          | Page |
|---------------|------|
|               |      |
| Adder.vhd     | 2    |
| ArithUnit.vhd | 3    |
| ExecUnit.vhd  | 5    |
| LogicUnit     | 6    |
| ShiftUnit.Vhd | 7    |
| SLL64.vhd     | 10   |
| SRL64.vhd     | 11   |
| SRA64.vhd     | 12   |

#### Addition Unit – Adder.vhd

```
2. LIBRARY ieee;
3. USE ieee.std_logic_1164.all;
4. USE ieee.numeric std.all;
6.
8. port (
         input2 : in std_logic;
         i_carry : in std_logic;
12.
13.
         o_carry : out std_logic);
14. end full adder;
15.
16. architecture logic of full adder is
17.
18. begin
20. result <= input1 XOR input2 XOR i carry ;</pre>
21. o carry <= (input1 AND input2) OR (i carry AND input1) OR (i carry AND
  input2);
22.
23. end logic;
25.
26. LIBRARY ieee;
28.USE ieee.numeric_std.all;
29.
30.
32. Generic ( N : natural := 64 );
33. Port ( A, B : in std logic vector( N-1 downto 0 );
34.Y : out std_logic_vector( N-1 downto 0 );
37. -- Status signals
38. Cout, Ovfl : out std logic );
39. End Entity Adder;
42. architecture rtl of Adder is
43.
     component full adder is --load component into adder
44.
       port (
         input1 : in std logic;
47.
         input2 : in std logic;
48.
     end component full_adder;
```

```
signal temp_carry : std_logic_vector(N downto 0); --create temporary signals
54. signal temp_result : std_logic_vector(N-1 downto 0);
55.
56.
57. begin
59. temp_carry(0) <= Cin;</pre>
61. adder loop: for i in 0 to N-1 generate -- generate sequence of full adders
62.
    full_adder_inst : full_adder
64.
          input1 => A(i),
           input2 => B(i),
65.
66.
          i_carry => temp_carry(i),
67.
          result => temp_result(i),
           o_carry => temp_carry(i+1)
69.
70. end generate adder_loop;
71. --create and pass output signals
73. Cout <= temp_carry(N);</pre>
74. Ovfl <= temp_carry(N) XOR temp_carry(N-1);
76.
```

#### 2. Arithmatic Unit – ArithUnit.vhd

```
library ieee;
Use ieee.std_logic_1164.all;
Use ieee.numeric_std.all;

Entity ArithUnit is
Generic ( N : natural := 64 );
Port ( A, B : in std_logic_vector( N-1 downto 0 );
   AddY, Y : out std_logic_vector( N-1 downto 0 );
   -- Control signals
AddnSub, ExtWord : in std_logic := '0';
   -- Status signals
Cout, Ovfl, Zero, AltB, AltBu : out std_logic );
End Entity ArithUnit;

architecture rtl of ArithUnit is -- declare architecture
signal sgn_ext_vec : unsigned( (N/2)-1 downto 0 );
signal non_temp : std_logic_vector( N-1 downto 0 );
signal Bsig : std_logic_vector(N-1 downto 0 );
signal ZeroVector : std_logic_vector(N-1 downto 0 ) := (others => '0');

component Adder is -- Load component
Port ( A, B : in std_logic_vector( N-1 downto 0 );
```

```
Cin : in std_logic;
end component;
begin
Adder1: entity work.Adder(rtl) -- mapping adder component
        generic map (N => N)
            Y \Rightarrow AddY,
            Cin => AddnSub,
            Cout => Cout,
            Ovfl => Ovfl);
ones_complement: process(AddnSub) -- change number into its ones compliment form in
begin
       Bsig <= NOT B;
    end if;
 end process ones_complement;
p_mux : process(AddY, ExtWord) -- sign extention for 32 bit vectors
begin
    case ExtWord is
        when '0' => sgn_ext_vec <= unsigned(AddY(N-1 downto (N/2)));
        when '1' \Rightarrow sgn_ext_vec <= (others \Rightarrow AddY((N/2)-1));
end process p_mux;
Y <= std_logic_vector(sgn_ext_vec) & AddY((N/2)-1 downto 0); -- passing addition
nor1: process(AddY) -- nor gate to determine if result of arithmetic is zero
    result := '0';
        result := result or AddY(i);
    end loop;
        Zero <= not result; -- zero flag
end process nor1;
AltBu <= NOT Cout; -- flag signals for branch and SLT instructions
AltB <= Ovfl XOR AddY(N-1);
end rtl:
```

#### Execution Unit – ExecUnit.vhd

```
library ieee;
Use ieee.numeric_std.all;
Entity ExecUnit is -- initialize entity
Generic ( N : natural := 64 );
Port ( A, B : in std_logic_vector( N-1 downto 0 );
FuncClass, LogicFN, ShiftFN : in std logic vector( 1 downto 0 );
AddnSub, ExtWord : in std_logic := '0';
Zero, AltB, AltBu : out std_logic );
signal Cout, Ovfl : std_logic;
signal ArithOut, LogicOut, ShiftOut : std_logic_vector( N-1 downto 0 );
signal AltOut : unsigned( N-1 downto 0 ) := (others => '0');
component ArithUnit is -- add components
AddY, Y: out std logic vector( N-1 downto 0 );
AddnSub, ExtWord : in std_logic := '0';
Cout, Ovfl, Zero, AltB, AltBu : out std_logic );
end component;
component ShiftUnit is -- add component
ShiftFN : in std_logic_vector( 1 downto 0 );
ExtWord : in std logic );
component LogicUnit is -- add component
end component;
begin
    ArithUnit1 : entity work.ArithUnit(rtl) -- port map to component
            generic map (N => N)
            port map (
                 B \Rightarrow B,
```

```
ExtWord => ExtWord,
                AltB => AltB,
                AltBu => AltBu,
                Y => ArithOut
    ShiftUnit1 : entity work.ShiftUnit(rtl) -- port map to component
            generic map (N => N)
            port map (
                ExtWord => ExtWord,
                Y => ShiftOut
    LogicUnit1 : entity work.LogicUnit(rtl) -- port map to component
    out_mux : process(AltBu, AltB, LogicOut, shiftOut, FuncClass)
        case FuncClass is -- select signal for multiplexor at execution unit output
            when "11" => Y <= std_logic_vector(AltOut(N-1 downto 1)) & AltBu;</pre>
            when "10" => Y <= std_logic_vector(AltOut(N-1 downto 1)) & AltB;
            when "01" => Y <= LogicOut;
            when "00" => Y <= ShiftOut;
            when others => Y <= ShiftOut;
end rtl:
```

### Logic Unit - LogicUnit.vhd

```
library ieee;
Use ieee.std_logic_1164.all;
Use ieee.numeric_std.all;

Entity LogicUnit is -- initialize entity
Generic ( N : natural := 64 );
Port ( A, B : in std_logic_vector( N-1 downto 0 );
```

```
Y : out std_logic_vector( N-1 downto 0 );
LogicFN : in std_logic_vector( 1 downto 0 ) );
End Entity LogicUnit;

architecture rtl of LogicUnit is -- declare architecture
begin

p_mux : process(A, B, LogicFN) -- multiplexor to determine logic operation performed
if any and pass it to output signal.
begin
    case LogicFN is
        when "00" => Y <= B;
        when "01" => Y <= A XOR B;
        when "10" => Y <= A OR B;
        when "11" => Y <= A AND B;
        when others => Y <= B;
        end case;
end process p_mux;</pre>
```

### Shifting Unit - ShiftUnit.vhd

```
library ieee;
Use ieee.std logic 1164.all;
Use ieee.numeric std.all;
Entity ShiftUnit is -- declare entity
Port ( A, B, C : in std_logic_vector( N-1 downto 0 );
ShiftFN : in std logic vector( 1 downto 0 );
ExtWord : in std logic );
End Entity ShiftUnit;
architecture rtl of ShiftUnit is -- initialize signals
signal wordAnd : std logic;
signal shiftSig : unsigned( integer(ceil(log2(real(N))))-1 downto 0 ); -- determine
signal SLLout, SRLout, SRAout, shiftIn, shiftOut : std_logic_vector( N-1 downto 0 );
signal SwapWord : std_logic_vector( N-1 downto 0 );
signal mux1OutUp, mux1OutLow : std_logic_vector( N-1 downto 0 );
signal mux2OutUp, mux2OutLow : std_logic_vector( N-1 downto 0 );
signal SgnExtUp, SgnExtLow : std_logic_vector( (N/2)-1 downto 0 );
component SLL64 is -- import component for logical left
ShiftCount : in unsigned( integer(ceil(log2(real(N))))-1 downto 0 ) );
```

```
component SRL64 is -- import component for logical right
Y : out std logic vector( N-1 downto 0 );
ShiftCount : in unsigned( integer(ceil(log2(real(N))))-1 downto 0 ) );
end component;
component SRA64 is -- import component for arithmetic right shift
Port ( X : in std logic vector( N-1 downto 0 );
ShiftCount : in unsigned( integer(ceil(log2(real(N))))-1 downto 0 ) );
end component;
    wordAnd <= ShiftFN(1) AND ExtWord; -- signal to decide if swapping top 32 and
    SwapWord \leftarrow A((N/2)-1 downto 0) & A((N-1) downto (N/2)); -- swapping of the bits
    sixthbit mask : process(shiftSig, B)
        case ExtWord is
            when '0' => shiftSig <= unsigned(B(5 downto 0)); -- take Last 6 bits for
           when '1' => shiftSig <= '0' & unsigned( B( integer(ceil(log2(real(N)))))-2
            when others => shiftSig <= unsigned(B(5 downto 0)); -- others cmd to
    word_mux : process(A, wordAnd)
    begin
        case wordAnd is -- passing of the swapped or non swapped bits to the shifting
            when '0' => shiftIn <= A;
            when '1' => shiftIn <= SwapWord;
    end process word mux;
    SLL641 : entity work.SLL64(rtl) -- mapping component
            port map (
                Y => SLLout,
                ShiftCount => shiftSig
    SRL641 : entity work.SRL64(rtl) -- mapping component
            generic map (N => N)
                X => shiftIn,
                Y => SRLout,
```

```
ShiftCount => shiftSig
   SRA641 : entity work.SRA64(rtl) -- mapping component
            generic map (N => N)
                Y => SRAout,
               ShiftCount => shiftSig
   shift mux low1 : process(SLLOut, C, ShiftFN) -- deciding which output to pass
        case ShiftFN(0) is
           when '0' => mux1OutLow <= C;
           when '1' => mux10utLow <= SLLout;
           when others => mux10utLow <= C:
        end case;
   shift_mux_up1 : process(SRLOut, SRAout, ShiftFN) -- deciding which output to pass
   begin
        case ShiftFN(0) is
           when '0' => mux10utUp <= SRLout;
           when '1' => mux10utUp <= SRAout;
           when others => mux10utUp <= SRLout;
        end case;
   end process shift_mux_up1;
   sgnExtLow <= (others => mux10utLow((N/2)-1)); -- sign extention creation
    sgnExtUp <= (others => mux10utUp((N-1)));
   shift mux low2 : process(mux10utLow, SgnExtLow, ExtWord)
        case ExtWord is -- sign extention passing
           when '1' => mux20utLow <= std_logic_vector(SgnExtLow) & mux10utLow((N/2)-
1 downto 0);
           when others => mux20utLow <= mux10utLow;</pre>
        end case;
   shift_mux_up2 : process(mux10utUp, SgnExtUp, ExtWord)
        case ExtWord is -- sign extention passing
           when '0' => mux2OutUp <= mux1OutUp;
           when '1' => mux20utUp <= std logic vector(SgnExtUp) & mux10utUp((N-1)
downto (N/2);
           when others => mux2OutUp <= mux1OutUp;
        end case;
   end process shift_mux_up2;
```

#### Shift left logical – SLL64.vhd

```
library ieee;
Use ieee.std logic 1164.all;
Use ieee.numeric std.all;
Use ieee.math_real.all; --required for ceil()
Entity SLL64 is -- declare entity
ShiftCount : in unsigned( integer(ceil(log2(real(N))))-1 downto 0 ) );
End Entity SLL64;
signal mout1, mout2, mout3 : std_logic_vector( N-1 downto 0 );
shift1 mux : process(X, ShiftCount)
begin
    case ShiftCount(5 downto 4) is -- first mux deciding 0 16 32 48 bit shift using
        when "01" => mout1 <= std_logic_vector(shift_left(unsigned(X),16));</pre>
        when "10" => mout1 <= std_logic_vector(shift_left(unsigned(X),32));</pre>
        when "11" => mout1 <= std logic vector(shift left(unsigned(X),48));
        when others => mout1 <= X;
    end case;
end process shift1_mux;
shift2 mux : process(mout1, ShiftCount)
    case ShiftCount(3 downto 2) is -- second mux deciding 0 4 8 12 bit shift using
        when "00" => mout2 <= mout1;
        when "01" => mout2 <= std_logic_vector(shift_left(unsigned(mout1),4));</pre>
        when "11" => mout2 <= std_logic_vector(shift_left(unsigned(mout1),12));</pre>
        when others => mout2 <= mout1;
```

```
end case;
end process shift2_mux;

shift3_mux : process(mout2, ShiftCount)
begin
        case ShiftCount(1 downto 0) is -- third mux deciding 0 1 2 3 bit shift using

Least significant bits of shiftcount
        when "00" => mout3 <= mout2;
        when "01" => mout3 <= std_logic_vector(shift_left(unsigned(mout2),1));
        when "10" => mout3 <= std_logic_vector(shift_left(unsigned(mout2),2));
        when "11" => mout3 <= std_logic_vector(shift_left(unsigned(mout2),3));
        when others => mout3 <= mout2;
        end case;
end process shift3_mux;

Y <= mout3; -- passing output

end rtl;</pre>
```

#### Shift Right Logical – SRL64.vhd

```
library ieee;
Use ieee.std_logic_1164.all;
Use ieee.numeric_std.all;
Use ieee.math_real.all; --required for ceil()

Entity SRL64 is -- declare entity
Generic ( N : natural := 64 );
Port ( X : in std_logic_vector( N-1 downto 0 );
Y : out std_logic_vector( N-1 downto 0 );
ShiftCount : in unsigned( integer(ceil(log2(real(N))))-1 downto 0 ) );
End Entity SRL64;

architecture rtl of SRL64 is -- declare architecture
signal mout1, mout2, mout3 : std_logic_vector( N-1 downto 0 );
begin

shift1_mux : process(X, ShiftCount)
begin
    case ShiftCount(5 downto 4) is -- first mux deciding 0 16 32 48 bit shift using
most significant bits of shiftcount
    when "00" => mout1 <= X;
    when "01" => mout1 <= X;
    when "10" => mout1 <= std_logic_vector(shift_right(unsigned(X),16));
    when "11" => mout1 <= std_logic_vector(shift_right(unsigned(X),48));
    when others => mout1 <= X;
end case;
end process shift1_mux;

shift2_mux : process(mout1, ShiftCount)
begin</pre>
```

```
case ShiftCount(3 downto 2) is -- second mux deciding 0 4 8 12 bit shift using
middle bits of shiftcount
    when "00" => mout2 <= mout1;
    when "01" => mout2 <= std_logic_vector(shift_right(unsigned(mout1),4));
    when "10" => mout2 <= std_logic_vector(shift_right(unsigned(mout1),8));
    when "11" => mout2 <= std_logic_vector(shift_right(unsigned(mout1),12));
    when others => mout2 <= mout1;
    end case;
end process shift2_mux;

shift3_mux : process(mout2, ShiftCount)
begin
    case ShiftCount(1 downto 0) is -- third mux deciding 0 1 2 3 bit shift using

Least significant bits of shiftcount
    when "00" => mout3 <= mout2;
    when "01" => mout3 <= std_logic_vector(shift_right(unsigned(mout2),1));
    when "10" => mout3 <= std_logic_vector(shift_right(unsigned(mout2),2));
    when "11" => mout3 <= std_logic_vector(shift_right(unsigned(mout2),3));
    when others => mout3 <= mout2;
end case;
end process shift3_mux;

Y <= mout3; -- passing output

end rtl;</pre>
```

### Shift Right Arithmetic – SRA64

```
when "01" => mout1 <= std_logic_vector(shift_right(signed(X),16));</pre>
        when "10" => mout1 <= std_logic_vector(shift_right(signed(X),32));</pre>
        when "11" => mout1 <= std_logic_vector(shift_right(signed(X),48));</pre>
        when others => mout1 <= X;
    end case;
end process shift1_mux;
shift2_mux : process(mout1, ShiftCount)
begin
    case ShiftCount(3 downto 2) is -- second mux deciding 0 4 8 12 bit shift using
        when "01" => mout2 <= std_logic_vector(shift_right(signed(mout1),4));</pre>
        when "10" => mout2 <= std_logic_vector(shift_right(signed(mout1),8));</pre>
        when "11" => mout2 <= std_logic_vector(shift_right(signed(mout1),12));</pre>
        when others => mout2 <= mout1;</pre>
end process shift2 mux;
shift3 mux : process(mout2, ShiftCount)
begin
    case ShiftCount(1 downto 0) is -- third mux deciding 0 1 2 3 bit shift using
        when "00" => mout3 <= mout2;
        when "10" => mout3 <= std_logic_vector(shift_right(signed(mout2),2));</pre>
        when "11" => mout3 <= std logic vector(shift right(signed(mout2),3));</pre>
        when others => mout3 <= mout2;
end process shift3_mux;
end rtl;
```