
Lab 3. Splitters, Addrers and AWS.


Student Name: Zewen Ma Student A: 1005968375.

### Part 1:


1. The schemetic below is for the 7-to-1 multiplexer.



- (b). We need to multi-bit input to be provide all the inputs to the 7-to-1 multiplexer.
- 2. Logisim design for Question1:




### 3. Here's the test result,




In this test, the columns are matching the inputs from SWq to SWo.

And m is the output.


### Part 2:



2. Below are the two circuits built in Logisim:




Circuit for the full adder.




# Circuit for the 4-bit ripple-carry

## 3. Test of some cases:

			P	assed	: 14 Fa	ailed: 0	)				
status	SW_8	SW_0	SW_4	SW_1	SW_5	SW_2	SW_6	SW_3	SW_7	LEI	
pass	0	0	0	0	0	0	0	0	0		4
pass	1	0	0	0	0	0	0	0	0		
pass	0	1	0	0	0	0	0	0	0		
pass	0	0	1	0	0	0	0	0	0		
pass	0	1	1	0	0	0	0	0	0		
pass	0	0	0	0	1	0	0	0	0		
pass	0	0	0	1	1	0	0	0	0		
pass	0	0	0	1	1	0	1	0	0		
pass	0	0	0	0	0	0	1	0	0		
pass	0	0	0	0	0	1	1	1	0		
pass	0	0	0	0	0	0	1	1	0		
pass	0	0	0	0	0	0	0	1	0		
pass	0	0	0	0	0	0	0	1	1		
pass	0	0	0	0	0	0	0	0	1		
(										<b>•</b>	7



#### 2. Here are the circuit of AW:



3. Here are the tests I made to test my ALU:

	Log	gisim: <sup>*</sup>	Test Ve	ctor /	ALU of	Lab3		
		Pas	sed: 1	5 Fai	led: 0	1		
	status	A	В	SLT	ALU	_out		
	pass	0000	0000	000	0000	0001	-	*
	pass	1111	0000	000	0001	0000		
	pass	0000	0000	001	0000	0000		
	pass	1111	1111	001	0001	1110		
	pass	0000	0000	010	0000	0000		
	pass	1111	1111	010		1110		
	pass	1010	0101	011	1111	1111		
	pass	1111	1110	011	1111			
	pass	0000		100	0000			
	pass	0001		100	0000	0001		
	pass	1001		100	0000			
	pass	1111	1111	100	0000			
	pass	0000	0001	101	0000			
	pass	0100	1010	101		1010		
	pass	1111	1111	101	1111	1111		
								v
Load Vector	R	un	Sto	р	Res	et	Close Window	