

Lab-7. Memory and RGB Video.

Student Name: Zewen Ma. Student Number: 1005968375


Part (



2. When the clock goes high, if both of the write enable and output enable signorly are off, then the output in will remain the same. If both signals are trigh, then the output in will change into what "data-in" inputs.





Note: The five-count and four count are the counters that automatically generates address and data-in.



## Part 2.

- I. If the WE isn't threed off before updating X and Y, as we change the XY, the new point will not appear until we pass a clk cycle.
- 2. Nottring on the RGB video will change.
- 3. Only the last point added exists on the RGB violep.





1 — ld-origin-x


1-Id-origin-y.

1- ld-X

1- (d-Y.

00 - select\_a

01 - select-b.



3,