### Results for IMAC\_with\_3stage\_pipeline:

**Simulation results:** Below figure shows the outputs for corresponding input pairs.

**Graphical results:** Below figure shows the input and output waveforms in gtkwave.



• Latency= 3 clock cycles for accumulator output

## **Area results:** Below figure shows the synthesized area in Openlane tool


	brahma_teja@brahmateja: ~/OpenLane	
sky130_fd_sc_hdbuf_2	21	
sky130_fd_sc_hd_buf_4	3	
sky130_fd_sc_hdconb_1	2	
sky130_fd_sc_hddfxtp_2	1346	
sky130_fd_sc_hdinv_2	1057	
sky130_fd_sc_hdmux2_2	49	
sky130_fd_sc_hdnand2_2	1222	
sky130_fd_sc_hdnand2b_2	12	
sky130_fd_sc_hdnand3_2	128	
sky130_fd_sc_hdnand3b_2	2	
sky130_fd_sc_hdnand4_2	2	
sky130_fd_sc_hdnor2_2	1965	
sky130_fd_sc_hdnor2b_2	2	
sky130_fd_sc_hdnor3_2	106	
sky130_fd_sc_hdnor3b_2	. 2	
sky130_fd_sc_hdnor4_2	95	
sky130_fd_sc_hdo211a_2	982	
sky130_fd_sc_hdo211a_4	123	
sky130_fd_sc_hdo211ai_2	60	
sky130_fd_sc_hdo21a_2	227	
sky130_fd_sc_hdo21a_4	1	
sky130_fd_sc_hdo21ai_2	159	
sky130_fd_sc_hdo21ba_2	744	
sky130_fd_sc_hdo21bai_2	45	
sky130_fd_sc_hdo221a_2	560	
sky130_fd_sc_hdo221ai_2	2	
sky130_fd_sc_hdo22a_2	24	
sky130_fd_sc_hdo22ai_2	46	
sky130_fd_sc_hdo2bb2a_2	157	
sky130_fd_sc_hdo311a_2	2	
sky130_fd_sc_hdo31a_2	108	
sky130_fd_sc_hdo31ai_2	2	
sky130_fd_sc_hdo32a_2	2	
sky130_fd_sc_hd_or2_2	1620	
sky130_fd_sc_hd_or2_4	742	
sky130_fd_sc_hd_or2b_2	742	
sky130_fd_sc_hd_or3_2	133	
sky130_fd_sc_hd_or3b_2	550	
sky130_fd_sc_hdor4_2 sky130_fd_sc_hdor4b_2	6 1	
sky130_fd_sc_hdor4b_2 sky130_fd_sc_hdxnor2_2		
sky130_rd_sc_ndxnor2_2 sky130_fd_sc_hdxor2_2	1355	
3Ky130_10_3C_110X01 Z_Z	572	
Chip area for module '\mkBoot	th_wallace_3': 215405.340800	

.

### Results for IMAC\_with\_4stage\_pipeline:

**Simulation results:** Below figure shows the outputs for corresponding input pairs.

**Graphical results:** Below figure shows the input and output waveforms in gtkwave.



• Latency =4 clock cycles for accumulator output

# **Area results:** Below figure shows the synthesized area in Openlane tool

	brahma_teja@brahmateja: ~/OpenLane	
sky130_fd_sc_hd_and4_2	3	
sky130 fd sc hd and4 4	ĭ	
sky130_fd_sc_hd_and4b_2	ā	
sky130 fd sc hd buf 1	3533	
sky130 fd sc hd buf 2	1	
sky130 fd sc hd buf 4	1	
sky130 fd sc hd conb 1	2	
sky130_fd_sc_hddfxtp_2	3425	
sky130_fd_sc_hd_inv_2	1701	
sky130_fd_sc_hdmux2_2	32	
sky130_fd_sc_hdnand2_2	1064	
sky130_fd_sc_hdnand2b_2	9	
sky130_fd_sc_hdnand3_2	99	
sky130_fd_sc_hdnand3b_2	1	
sky130_fd_sc_hdnand4_2	1	
sky130_fd_sc_hdnor2_2	1932	
sky130_fd_sc_hdnor2b_2	3	
sky130_fd_sc_hdnor3_2	62	
sky130_fd_sc_hdnor3b_2	3	
sky130_fd_sc_hdo211a_2	1402	
sky130_fd_sc_hdo211a_4	123	
sky130_fd_sc_hdo211ai_2	2	
sky130_fd_sc_hdo21a_2	196	
sky130_fd_sc_hdo21a_4	1	
sky130_fd_sc_hdo21ai_2	69	
sky130_fd_sc_hdo21ba_2	1455	
sky130_fd_sc_hd_o21bai_2	52	
sky130_fd_sc_hdo221a_2 sky130 fd_sc_hdo22a_2	599	
sky130_fd_sc_hd022a_2 sky130_fd_sc_hd0311a_2	3	
sky130_fd_sc_hd0311a_2 sky130_fd_sc_hd031a_2	5	
sky130_fd_sc_hd031ai_2	3	
sky130_fd_sc_hd031at_2 sky130_fd_sc_hd032a_2	1	
sky130_fd_sc_hd0324_2 sky130_fd_sc_hdor2_2	2359	
sky130 fd sc hd or2 4	1	
sky130 fd sc hd or2b 2	922	
sky130 fd sc hd or3 2	83	
sky130 fd sc hd or3b 2	986	
sky130 fd sc hd or4 2	11	
sky130 fd_sc_hd_or4b_2	1	
sky130_fd_sc_hd_xnor2_2	960	
sky130_fd_sc_hdxor2_2	266	
Chip area for module '\mkBooth_wallace_4': 274638.400000		
ND.)		
ND)		

•

#### **Observations:**

- In bluespec code, final output must be returned in the interface for the entire design to be properly synthesized in the Openlane tool.
- If final output is not returned properly, Simulation results might still be the same. But most of the components might not get synthesized.
- Here we implemented two designs, one with 3stage pipeline and other with 4stage pipeline.

Area of IMAC with 3stage pipeline:215405.30800 units

Area of IMAC\_with\_4stage\_pipeline:274638.40000 units

- One can choose anyone of them based on there area and frequency requirements.
- Since area is the given constraint in the problem statement, We prefer IMAC\_with\_3stage\_pipeline.