
E15 Processor

Machine language

bin	hex	
100100100000	920	
100100010001	911	
101001100000	a60	
111100100111	f27	
001100001110	30e	
00000000000	000	

Machine language bin	hex	Assembly language
100100100000 100100010001 101001100000 111100100	920 911 a60 f27 30e 000	<pre>{movi, RXX, Rg2, 4'b0000} {movi, RXX, Rg1, 4'b00001} {add, Rg1, Rg2, 4'b00000} {cmpi, RXX, Rg2, 4'b0111} {jnz, RXX, RXX, 4'b1110} {jmp, RXX, RXX, 4'b00000}</pre>



4-bit opcode

2-bit source register

2-bit destination register

4-bit immediate value

This E15 assembly language....

```
{movi, RXX, Rg2, 4'b0000}
{movi, RXX, Rg1, 4'b0001}
{add, Rg1, Rg2, 4'b0000}
{cmpi, RXX, Rg2, 4'b0111}
{jnz, RXX, RXX, 4'b1110}
{jmp, RXX, RXX, 4'b0000}
```


... corresponds (roughly) to the following pseudocode:


```
int rg2 = 0;
int rg1 = 1;
while (true) {
   rg2 += rg1;
   if (rg2 == 7)
       break;
}
while (true) {}
```


E15 instruction set


```
jmp = 4'b0000,
                    jump
jz = 4'b0010,
                    jump if zero
jnz = 4'b0011,
                    jump if not zero
movi = 4'b1001,
                    move immediate
mov = 4'b1000,
                    move
addi = 4'b1011, add immediate
add = 4'b1010,
                    add
                    subtract immediate
subi = 4'b1101,
sub = 4'b1100,
                    subtract
cmpi = 4'b1111,
                    compare immediate
cmp = 4'b1110;
                    compare
```


jmp = 4'b0000,Add the given immediate value to the program counter jz = 4'b0010,Add the given immediate value to the program counter if the ZERO flag is true inz = 4'b0011,Add the given immediate value to the program counter if the ZERO flag is false movi = 4'b1001,Move the given immediate value into the given destination mov = 4'b1000,Move the given source register value into the given destination addi = 4'b1011,Add the given immediate value into the given destination add = 4'b1010, Add the given source register value into the given destination subi = 4'b1101,Subtract the given immediate value from the given destination sub = 4'b1100,Subtract the given source register value from the given destination cmpi = 4'b1111,Compare the given immediate value to the given destination register and set the ZERO flag accordingly cmp = 4'b1110;Compare the given source register value to the given destination register and set the ZERO flag accordingly














What's inside the E15 processor?

4 general-purpose registers

Rg0 (4-bit)

Rg1 (4-bit)

Rg2 (4-bit)

Rg3 (4-bit)

program counter (4-bit)


zero flag (1-bit)


zFlag


instruction memory (16 x 12-bit)
myRom[0] (12-bit)
myRom[1] (12-bit)
myRom[2] (12-bit)
myRom[3] (12-bit)
myRom[4] (12-bit)
myRom[5] (12-bit)
myRom[6] (12-bit)
myRom[7] (12-bit)
myRom[8] (12-bit)
myRom[9] (12-bit)
myRom[10] (12-bit)
myRom[11] (12-bit)
myRom[12] (12-bit)
myRom[13] (12-bit)
myRom[14] (12-bit)
myRom[15] (12-bit)

```
/*
            OPCODE SRC DST IMMDATA */
myROM[0] = \{movi, RXX, Rg1, 4'b0011\};
myROM[1] = {add, Rg1, Rg1, 4'b0000};
myROM[2] = {add, Rg1, Rg1, 4'b0000};
myROM[3] = \{movi, RXX, Rq2, 4'b1100\};
myROM[4] = \{cmp, Rg1, Rg2, 4'b0000\};
myROM[5] = {jz, RXX, RXX, 4'b0011};
myROM[6] = \{movi, RXX, Rq2, 4'b0001\};
myROM[7] = {jmp, RXX, RXX, 4'b0000};
myROM[8] = \{movi, RXX, Rg2, 4'b0000\};
myROM[9] = {jmp, RXX, RXX, 4'b0000};
myROM[10] = {jmp, RXX, RXX, 4'b0000};
myROM[11] = {jmp, RXX, RXX, 4'b0000};
myROM[12] = {jmp, RXX, RXX, 4'b0000};
myROM[13] = {jmp, RXX, RXX, 4'b0000};
myROM[14] = {jmp, RXX, RXX, 4'b0000};
myROM[15] = {jmp, RXX, RXX, 4'b0000};
```

Note that we assign instruction values to all 16 ROM cells, not just those that our program will actually use.









Initially, the program counter is zero and the ROM contains our program.
Other registers have unknown values.

instruction memory (16 x 12-bit)

```
{movi, RXX, Rg1, 4'b0011}
      {add, Rg1, Rg1, 4'b0000}
      {add, Rg1, Rg1, 4'b0000}
      {movi, RXX, Rg2, 4'b1100}
      {cmp, Rg1, Rg2, 4'b0000}
      {jz, RXX, RXX, 4'b0011}
      {movi, RXX, Rg2, 4'b0001}
      {jmp, RXX, RXX, 4'b0000}
      {movi, RXX, Rg2, 4'b0000}
      {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
10
      {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
14
     {jmp, RXX, RXX, 4'b0000}
```





program counter


0000


The value of the program counter indexes into instruction memory. We examine the current instruction.


instruction memory (16 x 12-bit)

```
{movi, RXX, Rg1, 4'b0011}
0
      {add, Rg1, Rg1, 4'b0000}
      {add, Rg1, Rg1, 4'b0000}
      {movi, RXX, Rg2, 4'b1100}
3
      {cmp, Rg1, Rg2, 4'b0000}
      {jz, RXX, RXX, 4'b0011}
      {movi, RXX, Rg2, 4'b0001}
      {jmp, RXX, RXX, 4'b0000}
      {movi, RXX, Rg2, 4'b0000}
      {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
10
      {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
14
```

{jmp, RXX, RXX, 4'b0000}










{movi, RXX, Rg1, 4'b0011}

instruction memory (16 x 12-bit)


```
{movi, RXX, Rg1, 4'b0011}
      {add, Rg1, Rg1, 4'b0000}
      {add, Rg1, Rg1, 4'b0000}
      {movi, RXX, Rg2, 4'b1100}
3
      {cmp, Rg1, Rg2, 4'b0000}
      {jz, RXX, RXX, 4'b0011}
     {movi, RXX, Rg2, 4'b0001}
     {jmp, RXX, RXX, 4'b0000}
     {movi, RXX, Rg2, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
10
     {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
12
     {jmp, RXX, RXX, 4'b0000}
     {jmp, RXX, RXX, 4'b0000}
14
     {jmp, RXX, RXX, 4'b0000}
```











(false).
































We can now understand this E15 program in terms of (roughly) equivalent pseudocode.

```
/*
            OPCODE SRC DST IMMDATA */
myROM[0] = \{movi, RXX, Rq1, 4'b0011\};
                                         int rg1 = 3;
myROM[1] = {add, Rg1, Rg1, 4'b0000};
                                         rg1 += rg1;
myROM[2] = {add, Rg1, Rg1, 4'b0000};
                                         rq1 += rq1;
myROM[3] = \{movi, RXX, Rq2, 4'b1100\};
                                         int rg2 = 12;
myROM[4] = \{cmp, Rg1, Rg2, 4'b0000\};
                                         if (rg1==rg2)
myROM[5] = {jz, RXX, RXX, 4'b0011};
                                          rq2 = 0;
myROM[6] = \{movi, RXX, Rg2, 4'b0001\};
                                         else
myROM[7] = {jmp, RXX, RXX, 4'b0000};
                                          rg2 = 1;
myROM[8] = \{movi, RXX, Rq2, 4'b0000\};
                                        while (true) {}
myROM[9] = {jmp, RXX, RXX, 4'b0000};
myROM[10] = {jmp, RXX, RXX, 4'b0000};
myROM[11] = {jmp, RXX, RXX, 4'b0000};
myROM[12] = {jmp, RXX, RXX, 4'b0000};
myROM[13] = {jmp, RXX, RXX, 4'b0000};
myROM[14] = {jmp, RXX, RXX, 4'b0000};
myROM[15] = {jmp, RXX, RXX, 4'b0000};
```

Overflow

Consider this E15 program:

```
myROM[0] = {movi, RXX, Rg0, 4'b00000};  // Rg0 = 0;
myROM[1] = {movi, RXX, Rg1, 4'b1111};  // Rg1 = 15;
myROM[2] = {subi, RXX, Rg0, 4'b00001};  // Rg0 = Rg0 - 1;
myROM[3] = {addi, RXX, Rg1, 4'b00001};  // Rg1 = Rg1 + 1;
myROM[4] = {jmp, RXX, RXX, 4'b00000};  // end program
```

What will be the final value of Rg0? What will be the final value of Rg1?


Keep in mind that these are each 4-bit registers.

Overflow


```
myROM[0] = {movi, RXX, Rg0, 4'b00000};  // Rg0 = 0;
myROM[1] = {movi, RXX, Rg1, 4'b1111};  // Rg1 = 15;
myROM[2] = {subi, RXX, Rg0, 4'b00001};  // Rg0 = Rg0 - 1;
myROM[3] = {addi, RXX, Rg1, 4'b00001};  // Rg1 = Rg1 + 1;
myROM[4] = {jmp, RXX, RXX, 4'b00000};  // end program
```

E15 uses the usual algorithm for binary addition when adding and subtracting registers. In the case of subtraction, we must recall that subtraction is defined as addition of a negative.

In both cases the result must fit in four bits!



Calculating the final value of Rg1




```
myROM[0] = {movi, RXX, Rg0, 4'b00000};  // Rg0 = 0;
myROM[1] = {movi, RXX, Rg1, 4'b1111};  // Rg1 = 15;
myROM[2] = {subi, RXX, Rg0, 4'b00001};  // Rg0 = Rg0 - 1;
myROM[3] = {addi, RXX, Rg1, 4'b00001};  // Rg1 = Rg1 + 1;
myROM[4] = {jmp, RXX, RXX, 4'b00000};  // end program
```

E15 uses the usual algorithm for binary addition when adding and subtracting registers. In the case of subtraction, we must recall that subtraction is defined as addition of a negative.

In both cases the result must fit in four bits!

Calculating the final value of Rg0





Calculating the final value of Rg1

1111 + 0001 -----

Subtracting 1 is the same as adding -1

This addition produces a carry-out bit, which we ignore.





This is the phenomenon of *wraparound*.

E15 registers are 4-bit. This means they can store unsigned decimal values between 0 and 15, inclusive.

Because numbers are confined to a fixed bit width, adding or subtracting beyond the expressible range will cause the value to "wrap":

- too large values (such as 15+1=16) will become small (here, 0)
- too small values (such as 0-1=-1) will become large (here, 15)

The extreme ends of the number line connect.

```
myROM[12] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;

myROM[13] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;

myROM[14] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;

myROM[15] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;
```

Now consider this partial program. We show only the last four instructions, occupying addresses 12 through 15. What will happen *after* the instruction at address 15 executes?

- Program stops?
- Crash?
- Error message?
- Go back to beginning, at address 0?
- Go to address 16?

Remember, the E15 memory unit has only 16 cells, numbered 0 through 15.


```
myROM[12] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;

myROM[13] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;

myROM[14] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;

myROM[15] = {addi, RXX, Rg0, 4'b0011}; // Rg0 += 3;
```

Now consider this partial program. We show only the last four instructions, occupying addresses 12 through 15. What will happen *after* the instruction at address 15 executes?



Therefore, the program continues executing at address 0.

That's why we need to explicitly mark the end of the program with a {jmp, RXX, RXX, 4'b0000} instruction!

Remember the the program counter is a 4-bit register, just like the others.

E15 in Verilog

Let's look at some interesting parts of the (incomplete) single-cycle E15 implementation in Verilog.

You can follow along in the source code you've been given.

This ALU supports only two operations: add and subtract. The addNotSub input selects the operation.

We use our **fourbit_adder** module to do the math for us. Note that for subtraction, we invert the second operand and add one via **Cin**, exactly as we previously discussed how subtractors work.

The result is passed out in **res**.

The ALU's **zFlag** output will be set to 1 when the result of the arithmetic operation is zero. We use the logical not operator ! to do this.

The E15 processor contains not one, but *two* ALUs: **dataALU** and **pcALU**.

```
// Register names
parameter
    Rg0 = 2'b00, Rg1 = 2'b01,
    Rg2 = 2'b10, Rg3 = 2'b11,
    RXX = 2'b00;

// Opcodes
parameter
    jmp = 4'b0000, jz = 4'b0010,
    movi = 4'b1001, mov = 4'b1000,
    addi = 4'b1011, add = 4'b1010,
    subi = 4'b1101, sub = 4'b1100,
    cmpi = 4'b1111, cmp = 4'b1
    inz = 4'b0011;
```

Now here's the E15 processor itself.

We're given values of constant symbols used in E15 assembly code. The Verilog **parameter** syntax is similar to C++ **const**, in that for convenience we are simply giving a name to a numeric value.

For example, the symbol **subi** maps to the 4-bit value 1101.

Here we define the mutable storage capacity of the processor: the program counter, the zero flag, the four general-purpose registers, and the instruction memory (ROM).

Note that these components correspond to the elements described in the slide titled "What's inside the E15 processor?"

The syntax defining **myROM** is worth discussing.

myROM is an array of 16 elements. Each element is a 12-bit value (i.e. one instruction).

Therefore myROM[0] is the first instruction of our program.
myROM[0][0] is the MSB of the first instruction.

This code is run when the processor is "turned on." Here we set the initial value of registers.

The include line brings in an external file where our program is stored. That code in turn will assign values to each element of the **myROM** array. After this **myROM** will never change

Then, we initialize our program counter to zero, the address of the first instruction.

Other registers (**Rg0**, **Rg1**, **Rg2**, **Rg3**, **zFlag**) are not initialized and have no defined initial value.

Here we define wires corresponding to each field of an instruction.

The opcode is 4 bits, the source and destination register names are 2 bits each, and the immediate data field is four bits.

The **assign** statement accesses the program memory, retrieving the instruction pointed to by the program counter.

Then we map that value to each of the four fields.

Because this is *continuous assignment*, the field wires are updated whenever the program counter is changed.

```
always @ (posedge clk)
                                           This is the heart of the processor.
   begin
                                         This code defines a loop that executes
      // Update zero flag
      case (opCode)
        addi, add, subi, sub, cmpi, cmp:
          begin
              zFlag <= aluOutputZero;</pre>
          end
      endcase
      // update destination register
      case (opCode)
        movi, mov, add, addi, sub, subi:
          case (dst)
             Rq0: r0 <= storeVal;</pre>
             Rq1: r1 <= storeVal;</pre>
            Rq2: r2 <= storeVal;</pre>
            Rg3: r3 <= storeVal;</pre>
          endcase
      endcase
      // Update program counter
     pc <= pcRes;</pre>
  end
```

at every clock cycle.

```
always @ (posedge clk)
   begin
     // Update zero flag
     case (opCode)
        addi, add, subi, sub, cmpi, cmp:
          begin
              zFlag <= aluOutputZero;</pre>
          end
     endcase
     // update destination register
     case (opCode)
       movi, mov, add, addi, sub, s
          case (dst)
            Rq0: r0 <= storeVal;</pre>
            Rq1: r1 <= storeVal;</pre>
            Rq2: r2 <= storeVal;</pre>
            Rq3: r3 <= storeVal;</pre>
          endcase
     endcase
     // Update program counter
     pc <= pcRes;</pre>
  end
```

Here, we need to save the ALU's zero flag output for those instructions that set it.

The **case** syntax lets us provide conditional actions for certain opcodes, similar to C++'s **switch**.

```
always @ (posedge clk)
   begin
     // Update zero flag
     case (opCode)
        addi, add, subi, sub, cmpi, cmp:
          begin
              zFlag <= aluOutputZero;</pre>
          end
     endcase
     // update destination register
     case (opCode)
       movi, mov, add, addi, sub, subi:
          case (dst)
            Rq0: r0 <= storeVal;</pre>
            Rq1: r1 <= storeVal;</pre>
            Rq2: r2 <= storeVal;</pre>
            Rq3: r3 <= storeVal;</pre>
          endcase
     endcase
     // Update program counter
     pc <= pcRes;</pre>
  end
```

Then, we need to update the destination register for those instructions that set it. Depending on the value of the **dst** field, we will assign **storeVal** to one of the four general-purpose registers.

Note that other instructions, such as **cmp** and **jmp**, do not modify these registers.

```
always @ (posedge clk)
   begin
     // Update zero flag
     case (opCode)
        addi, add, subi, sub, cmpi, cmp:
          begin
             zFlag <= aluOutputZero;</pre>
          end
     endcase
     // update destination register
     case (opCode)
       movi, mov, add, addi, sub, subi:
          case (dst)
            Rq0: r0 <= storeVal;</pre>
            Rq1: r1 <= storeVal;</pre>
            Rq2: r2 <= storeVal;</pre>
            Rq3: r3 <= storeVal;
          endcase
     endcase
     // Update program counter
     pc <= pcRes;</pre>
```


Finally, we update the program counter with the new value calculated by pcALU.


After that, the clock cycle is finished and we move on to the next instruction.

end

E15 multicycle

E15 Processor





What happens in each cycle? E15

```
fetch
    opcode, src, dst, immData <= myROM[pc]
decode
    mBus <= sourceValue1
    dBus <= sourceValue2
    addNotSub <= addOrSubtract?</pre>
exec
    pcIncr <= nextInstruction</pre>
    mBus <= aluResult
store
    destinationValue <= mBus
    pc <= pc + pclncr
```