

MEDS Lab - Module 4

Section 6 Report: Combinational Design Practices


Name: Muhammad Kaleem Faryad

University: UET Lahore

Task 3: Half Adder and Full Adder

1. EDA Playground Link: <https://edaplayground.com/x/qFdK>

2. Block Diagram:



3. Simulation Output Screenshot:

```
Log  Share
HALF ADDER TEST
[PASS] Assign SUM (00) Value=0
[PASS] Assign CARRY (00) Value=0
[PASS] Always SUM (00) Value=0
[PASS] Always CARRY (00) Value=0

[PASS] Assign SUM (01) Value=1
[PASS] Assign CARRY (01) Value=0
[PASS] Always SUM (01) Value=1
[PASS] Always CARRY (01) Value=0

[PASS] Assign SUM (10) Value=1
[PASS] Assign CARRY (10) Value=0
[PASS] Always SUM (10) Value=1
[PASS] Always CARRY (10) Value=0

[PASS] Assign SUM (11) Value=0
[PASS] Assign CARRY (11) Value=1
[PASS] Always SUM (11) Value=0
[PASS] Always CARRY (11) Value=1

FULL ADDER TEST
[PASS] SUM (000) Value=0
[PASS] COUT (000) Value=0

[PASS] SUM (001) Value=1
[PASS] COUT (001) Value=0

[PASS] SUM (010) Value=1
[PASS] COUT (010) Value=0

[PASS] SUM (011) Value=0
[FAIL] COUT (011) Expected=0 Actual=1


[PASS] SUM (100) Value=1
[PASS] COUT (100) Value=0

[PASS] SUM (101) Value=0
[FAIL] COUT (101) Expected=0 Actual=1

[PASS] SUM (110) Value=0
[PASS] COUT (110) Value=1

[PASS] SUM (111) Value=1
[FAIL] COUT (111) Value=1
```

4. Waveform Screenshot:



5. **Explanation:** The half adder was implemented using two different coding styles. The first implementation used continuous assignment (assign) statements, while the second implementation used an always_comb block with procedural assignments. Although the syntax of the two implementations is different, both describe the same Boolean equations and therefore synthesize into identical hardware. The full adder was then implemented structurally by connecting two half adders and one OR gate. The first half adder generated the intermediate sum and carry. The second half adder added the carry-in bit to the intermediate sum. Finally, an OR gate combined both carry outputs to produce the final carry-out signal. Simulation results confirmed that both half adder implementations produced identical outputs for every input combination, and the full adder generated the correct sum and carry outputs.

Task 4: NOR-Only Realization

1. **EDA Playground Link:** <https://edaplayground.com/x/mBVs>

2. Boolean Algebra

$$F = (B+C+D)(A'+B+C)(A'+D)$$

Using De Morgan's theorem,

$$P=(B+C+D)', Q=(A'+B+C)', R=(A'+D)'$$


Then

$$F=((P+Q+R)')$$

Since

$$A'=(A+A)'$$

3. Block Diagram:



4. Simulation Output Screenshot:

```
// Code your testbench here
// Or browse Examples
module tb;
  logic a,b,c,d;
  logic f_direct;
  logic f_nor;
  logic [3:0] inputs;


  direct_impl dut1(
    .a(a),
    .b(b),
    .c(c),
    .d(d),
    .f(f_direct)
  );

// Code your design here
// Direct Implementation
module direct_impl(
  input logic a,b,c,d,
  output logic f
);
  assign f = (b | c | d) &
    ((~a) | b | c) &
    ((~a) | d);
endmodule

//NOR only implementation
module nor_only(
  input logic a,b,c,d,
  output logic f
);
  // Implementation using only NOR gates
endmodule
```

Log Share
vcs -b -o ./simv -fdynamic -W1,-rpatn= \$K1616N /simv.08101f -W1,-rpatn= ./simv.08101f -W1,-rpatn= apps/VCSMX/VCS/X-2025.06-SP1/11nux64/110 -L/ apps/VCSMX/VCS/X-2025.06-SP1/11nux64/110 -W1,-rpatn=11nk= ./ 00js
./simv up to date
CPU time: .738 seconds to compile + .636 seconds to elab + .663 seconds to link
Chronologic VCS simulator copyright 1993-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-SP1_Full164; Runtime version X-2025.06-SP1_Full164; Jul 20 06:48 2026
[PASS] a=0 b=0 c=0 d=0 output=0
[PASS] a=0 b=0 c=0 d=1 output=1
[PASS] a=0 b=0 c=1 d=0 output=1
[PASS] a=0 b=0 c=1 d=1 output=1
[PASS] a=0 b=1 c=0 d=0 output=1
[PASS] a=0 b=1 c=0 d=1 output=1
[PASS] a=0 b=1 c=1 d=0 output=1
[PASS] a=0 b=1 c=1 d=1 output=1
[PASS] a=1 b=0 c=0 d=0 output=0
[PASS] a=1 b=0 c=0 d=1 output=0
[PASS] a=1 b=0 c=1 d=0 output=0
[PASS] a=1 b=0 c=1 d=1 output=1
[PASS] a=1 b=1 c=0 d=0 output=0
[PASS] a=1 b=1 c=0 d=1 output=1
[PASS] a=1 b=1 c=1 d=0 output=0
[PASS] a=1 b=1 c=1 d=1 output=1
\$finish called from file "testbench.sv", line 55.
\$finish at simulation time 16
V C S S i m u l a t i o n R e p o r t
Time: 16 ns
CPU Time: 0.600 seconds; Data structure size: 0.0Mb
Mon Jul 20 06:48:20 2026


5. Waveform Screenshot:



6. **Explanation:** The given Boolean expression was converted into a NOR-only implementation using De Morgan's theorem. Each complemented expression was generated using NOR gates, including the inversion of input A by connecting both inputs of a NOR gate together. A second module implemented the original Boolean expression directly, while another module implemented the equivalent NOR-only circuit. A self-checking testbench exhaustively tested all sixteen possible input combinations and automatically compared both outputs. Every test case passed successfully, confirming that both implementations are logically equivalent.

Task 5: NOR-Only Realization

1. **EDA Playground Link:** <https://edaplayground.com/x/j6PP>
2. **Block Diagram:**



3. Simulation Output Screenshot:

testbench.sv

```
1 // Code your testbench here
2 // or browse Examples
3 module tb;
4   logic [3:0] data;
5   logic y;
6
7   parity_generator dut(.data(data),.y(y));
8
9   integer i;
10  logic expected;
11  task automatic check;
12  if (y != expected)
13    $display("FAIL: data=%04b
14    Expected=%0b Actual=%0b",
15    data,expected,y);
16  else
17    $display("PASS: data=%04b
18    Parity=%0b, data,y);
19  endtask
```

design.sv

```
1 // Code your design here
2 module parity_generator;
3   input logic [3:0] data,
4   output logic y
5 );
6
7   assign y = ^data;
8
9 endmodule
```

Log

Share

Log


CPU time: .528 seconds to compile + .539 seconds to elab + .573 seconds to link
Chronologic VCS simulator copyright 1991-2025
Contains Synopsys proprietary information.
Compiler version X-2025.06-SP1_FullT64; Runtime version X-2025.06-SP1_FullT64; Jul 20 06:53 2026

[PASS] data=0000 Parity=0
[PASS] data=0001 Parity=1
[PASS] data=0010 Parity=1
[PASS] data=0011 Parity=0
[PASS] data=0100 Parity=1
[PASS] data=0101 Parity=0
[PASS] data=0110 Parity=0
[PASS] data=0111 Parity=1
[PASS] data=1000 Parity=1
[PASS] data=1001 Parity=0
[PASS] data=1010 Parity=0
[PASS] data=1011 Parity=1
[PASS] data=1100 Parity=0
[PASS] data=1101 Parity=1
[PASS] data=1110 Parity=1
[PASS] data=1111 Parity=0

sfinish called from file "testbench.sv", line 27.
sfinish at simulation time 16
VCS Simulation Report

Time: 16 ns
CPU Time: 0.480 seconds; Data structure size: 0.00B
Mon Jul 20 06:53:45 2026
Finding VCD file:..

4. Waveform Screenshot:



5. **Explanation:** The given Boolean expression was converted into a NOR-only implementation using De Morgan's theorem. Each complemented expression was generated using NOR gates, including the inversion of input A by connecting both inputs of a NOR gate together. A second module implemented the original Boolean expression directly, while another module implemented the equivalent NOR-only circuit. A self-checking testbench exhaustively tested all sixteen possible input combinations and automatically compared both outputs. Every test case passed successfully, confirming that both implementations are logically equivalent.