## Digitaltechnik

MSB - Most significant bit

LSB - Least significant bit

x%1 - drop decimal value from x.

 $2^n$  - number of possible states with n bits.

## Resistance of a wire

 $\rho$  - resistivity of the metal  $(\Omega m)$ 

l - length of the wire

A - cross sectional area of the wire

$$R = \frac{\rho l}{A}$$

Modern electronics uses 0.8V as high.

## Schaltfunktionen

Schaltfunktion -  $Y=f(X_0,X_1,X_2,...,X_{N-1})$  - Nimmt mehrere Bits als Input und produziert eine einzige Bit als Ausgang.

Alle Schaltfunktionen lassen sich als einer Wahrheitstabelle darstellen mit N+1 Spalten und  $2^N$  Zeilen, wo N ist der Nummer von Inputs.

NOT'ing a gate usually means the resistor just needs to be moved before the transistors (essentially appending a NOT gate).

**AND** - The resistor after the output point is needed to prevent a short circuit when both inputs are high.

**XNOR** - High if both inputs are the same, gate symbol is a =.

Antivalenz (XOR) - High if only one of the inputs is high.

## **CMOS**

*Transistor* - Trans-Resistor (controllable resistor)

MOS Transistor - Eine elektronische Bauelement mit Kontakte S ource, D rain und G ate.

Ladungstraeger fliessen von S nach D. They are controlled through a voltage at G (unlike a current with BJT) and are therefore more efficient for high power usage. They are also easier to etch in ICs and are therefore predominantly used in logic circuits.

$$\left|V_{gs}\right|<|V_{th}|,R_{SD}\to\infty$$
 - The transistor is off  $\left|V_{gs}\right|>|V_{th}|,R_{SD}\to0$  - The transistor is on

*N-Typ* (*NMOS*) - Electrons flow from D to S. Threshold voltage is positive.

*P-Typ (PMOS)* - circle at the gate in symbol. Holes flow from S to D. The threshold voltage is negative.

PMOS transistors can replace pull-up resistors in logic gates to reduce wasted energy. In this case:

- CMOS Gatter müssen aus genau so vielen NMOS und PMOS Transistoren bestehen
- Bei m Eingängen gibt es m NMOS und m PMOS transistoren

The  $V_D$  of an "off" MOS transistor is floating (undefined) TODO: Double check

TODO: What exactly is a Pull-up vs Pull-down Pfad?

 $t_{pHL}$  - Time taken to switch on once 50% of the gate voltage is reached until 90% of  $V_{DS}$  is reached TODO: Check

 $t_{pLH}$  - Time taken to switch off  $t_d = \frac{t_{pHL} + t_{pLH}}{2}$  - Average switching time