# Digitaltechnik

# Contents

Resistance of a wire	2
Schaltfunktionen	3
CMOS (Complementary Metal Oxide Semiconductor) Technology	3
Switching Delays	4
Transmission Gate	4
Boolean Algebra	4
Order of Operations	4
De Morgan's Laws	5
Universal Gates	5
Min / Maxterms	5
Normal Forms	5
Karnaugh Diagrams	5
Method	6
Number Systems	7
Converting Decimal to Radix R	7
Converting $0 \le D_{10} < 1$ to Radix R	7
Signed Binary Numbers	8
2s Complement	8
Binary Arithmetic	8
Encoding	8
Parity Bit	8
Combinatronic Circuits	9
Multiplexer	9
Demultiplexer	9
Code Translator (Umsetzer)	9
Half Adder	9
Full Adder	10
Parallel Adder	10
Ripple Carry	10
Carry-Look-Ahead Adder	11
Subtraction	11
Multiplication	11
Sequential Circuits	12
Latches	12
SR-Latch	12
Clock-controlled Latch	12
D-Latch	13
Flip-Flops	13
D-Flipflop	13
SR-Flipflop	14
JK-Flipflop	14
T-Flipflop	15
Delayed-Flipflop	16
Timing	16
Applications	17

Frequency Divider	17
Counter	17
Automata	
Transducers	
State Transition Table	18
Medwedjew Transducers	
Moore Transducers	19
Mealy Transducers	19
Designing Transducers	
Counters	20
Asynchronous Counter	20
Synchronous Counter	
Reversible Counter	
Frequency Divider	23

MSB - Most significant bit

LSB - Least significant bit

x%1 - drop decimal value from x.

 $2^n$  - number of possible states with n bits.

# Resistance of a wire

 $\rho$  - resistivity of the metal  $(\Omega m)$ 

l - length of the wire

 $\cal A$  - cross sectional area of the wire

$$R = \frac{\rho l}{A}$$

Modern electronics uses 0.8V as high.

Floating Voltage - when a pin / contact is not connected by a "normal" (lower than that of air) resistance to  $V_DD$  / circuit ground. Essentially the same as any conductive surface in the room, on which a very weak 50Hz signal is usually seen due to induction from all the EM sources in the room.

Why digital instead of analog? Error correction.

# Schaltfunktionen

Schaltfunktion -  $Y=f(X_0,X_1,X_2,...,X_{N-1})$  - Nimmt mehrere Bits als Input und produziert eine einzige Bit als Ausgang.

Alle Schaltfunktionen lassen sich als einer Wahrheitstabelle darstellen mit mindestens N+1 Spalten und  $2^N$  Zeilen, wo N ist der Nummer von Inputs.

NOT'ing a gate usually means the resistor just needs to be moved before the transistors (essentially appending a NOT gate).

**OR** - Disjunction

**AND** - Conjunction - The resistor after the output point is needed to prevent a short circuit when both inputs are high.

**Antivalenz (XOR)** - High if only one of the inputs is high.  $A \oplus B = (A \wedge \overline{B}) \vee (\overline{A} \wedge B)$ 

**XNOR** - Complement of XOR, High if both inputs are the same, gate symbol is a =.

# **CMOS (Complementary Metal Oxide Semiconductor) Technology**

Transistor - Trans-Resistor (changable resistor)

*MOS Transistor* - Electronic component with contacts **S** ource, **D** rain und **G** ate. Charge carriers flow from S to D. They are always controlled through a voltage between Gate and Source (unlike a current with BJT) and is therefore more efficient for very low / high power applications. They are also easier to etch in ICs and are therefore predominantly used in logic circuits.

Although very high pull up resistors vastly reduce power loss when using a single MOS transistor, such large resistances are difficult to fabricate in ICs. CMOS uses a PMOS instead which has practically  $\infty$  resistance when "open".

$$|V_{GS}|<|V_{th}|,R_{SD} o\infty$$
 - The transistor is off  $|V_{GS}|>|V_{th}|,R_{SD} o0$  - The transistor is on

*N-Type (NMOS)* - Threshold voltage is positive. Negative electrons flow from S to D (Hence D is connected to the positive terminal in a circuit)

*P-Type (PMOS)* - Threshold voltage is negative. Positive Holes flow from S to D. Circle at the gate in symbol.

- CMOS Gatter müssen aus genau so vielen NMOS und PMOS Transistoren bestehen
- Bei m Eingängen gibt es m NMOS und m PMOS transistoren

The  $V_D$  of an "off" MOS transistor is floating (undefined) unless it is pulled up / down.

A CMOS gate can be split into two networks / Pfads:

	Pull-up	Pull-down
MOS Type	PMOS	NMOS
NAND	Parallel	Series
NOR	Series	Parallel

These can be converted between one another by breaking the circuit into parallel / series blocks until each block contains one transistor, then switching the type of transistor and connecting them again in the opposite manner (parallel  $\Leftrightarrow$  series). V\_DD becomes the output and the output becomes ground.


LTD: Add some diagrams of CMOS circuits

## **Switching Delays**

- +  $t_{pHL}, t_{pLH}$  Propogation delay Time taken between a 50% change in the input voltage leading to a 50% change in the output
- $t_{tHL}(t_{\rm fall}), t_{tLH}(t_{\rm rise})$  Time between the output rising / falling between 10% and 90% voltage  $t_d=rac{t_{pHL}+t_{pLH}}{2}$  Average switching time, easier to work with in practice

#### **Transmission Gate**

These extremely simple gates are the CMOS equivalent of physical switches / relays, transmitting a signal if the T pin is high.



LTD: Understand why it works like that, the GS voltage doesn't always make sense...

# Boolean Algebra

The following properties apply to an expresion only containing AND / OR gates:

- Commutative, order does not matter
- Associative, grouping / order of (the same) operations is irrelevant
- Distributive,  $A \land (B \lor C) = (A \land B) \lor (A \land C)$

Some not so obvious axioms of boolena algebra:

- $A \lor (A \land B) = A = A \land (A \lor B)$  consider the effect on the whole circuit when the outer variable is high / low
- $(A \land B) \lor (\neg A \land B) = (A \lor B) \land (\neg A \lor B) = B$  Neighbourhood law

### **Order of Operations**

- 1. Brackets
- 2. Negation
- 3. AND, NAND, OR, NOR
- 4. XOR, XNOR

An expression with missing brackets is ambiguous and invalid.

## De Morgan's Laws

$$\neg (A \land B \land C \land \dots) \equiv \neg A \lor \neg B \lor \neg C \lor \dots$$
$$\neg (A \lor B \lor C \lor \dots) \equiv \neg A \land \neg B \land \neg C \land \dots$$

The conversion between the pull up and pull down expression in a CMOS circuit uses De Morgan's laws:

$$\mathbf{Y}_{pd} = \overline{((\mathbf{A} \cdot (\mathbf{B} + \mathbf{C}) \cdot \mathbf{D}) + \mathbf{F} + (\mathbf{G} \cdot \mathbf{H})) \cdot \mathbf{E}}$$
$$\mathbf{Y}_{pu} = ((\overline{\mathbf{A}} + (\overline{\mathbf{B}} \cdot \overline{\mathbf{C}}) + \overline{\mathbf{D}}) \cdot \overline{\mathbf{F}} \cdot (\overline{\mathbf{G}} + \overline{\mathbf{H}})) + \overline{\mathbf{E}}$$

#### **Universal Gates**

Any logic circuit can be expressed using only NAND / NOR gates. This is very advantageous as all gates in the circuit would have the same timing properties, reducing costs and errors.

To convert a logical expression into NAND / NOR, double negation + De Morgan's laws can be used, for example:

$$A \land B \equiv ?$$
 
$$\neg \neg A \land B \equiv \neg \neg A \lor \neg B$$
 
$$\neg A \text{ NOR } \neg B \equiv (A \text{ NOR } A) \text{ NOR } (B \text{ NOR } B)$$

#### Min / Maxterms

For n variables there are  $2^n$  possible min / maxterms:

- Minterm: Expression that outputs 1 for **one** specific combination of inputs, if we want 1 only when A low, B High, minterm:  $\neg A \land B$
- Maxterm: Expression that outputs 0 for **one** specific combination of inputs, if we want 0 only when

Let us consider we want expressions that output high / low only when A = 0, B = 1:

- Minterm:  $\neg A \land B$ , high only in this case
- Maxterm:  $A \vee \neg B$ , low only in this case

#### **Normal Forms**

A way of expressing a boolean expression that can easily be determined from the desired truth table (and then simplified using boolean algebra / Karnaugh diagrams). After constructing either a list of minterms for each 1 in the output, or list of maxterms for each 0:

- Disjunctive Normal Form Minterms (ANDed variables) joined using disjunctions (OR)
- Conjunctive Normal Form Maxterms (ORed negations) joined using conjunctions (AND)

Both result in the same output.

# Karnaugh Diagrams

Used to visually and systematically simplify boolean expressions instead of through often complicated boolean algebra manipulation. Furthermore, race conditions (hazards) can be easier identified using this method.


They are analogous to a truth table but represented as a matrix with  $2^n$  elements, where n is the number of inputs.

Simply a methodical way of using the neighbour simplification rule:  $(\neg A \land \neg B) \lor (A \land \neg B) = \neg B$ 

*Don't care* - Combinations of inputs for which the output doesn't matter, for example additional unneeded numbers in a boolean counting system. Marked with an X in a Karnaugh Diagram. The X's can be treated as 1s or 0s when creating packets if it reduces the amount of packets (and therefore joining gates) in the simplified expression.

#### Method

- Construct a matrix with  $2^n$  elements, where each side of the matrix represents the two states of a variable. One of each pair of variables facing opposite one another must be "split" so the neighbour rule can still be applied (See examples).
- Each element contains a 1 for each minterm (DNF) and the rest 0, or 0 for each maxterm (in this case the element headers are negated when allocating) and the rest as 1. *Don't Care* conditions can be written as X when the output for a specific combination doesn't matter.
- Create packets (also known as blocks) using the largest possible rectangle with 1s / 0s (may include Xs as they fit best). The packets must contain  $2^n$  cells!
- Packets may overlap, "pacman" over the border and pass through layers, but not take non rectangle shapes (for example an L shape) or be diagonal. It is better to err on the side of caution and choose less packets, which may be possible to simplify later through linear algebra.
- They must capture the entire state of the diagram Either all the 1s or all the 0s. Xs of course don't all need to be included.
- Each packet represents a minterm (if it contains 1s) or maxterm (contains 0s), which can then be simplified to the variable(s) which remain constant in the packet ADDed / ORed together (depending on if min or maxterm).
- The result of each packet can then be combined as the DNF / KNF.
- **IMPORTANT**: When combining results of the packets, they must all represent the same type (min or maxterm). If it's easier to formulate different types of packets, min and maxterms can of course be converted between another.



Static hazards - When the same variable is used in a parent logic gate, changes in the variable can lead to delayed "notches" in the parent's output due to time delays. These can be recognized in Karnaugh diagrams: where two packets are orthogonally next to each other but do not overlap. They can be directly fixed by introducing an extra packet to join the place of the hazard - this results in more gates overall but avoids the hazard. IMPORTANT: This packet should also be as large as possible.

TODO: Finish exercise series

# **Number Systems**

Base (Radix) - b-adischen Reiehen like in analysis, negative indices of the base for defining decimals

Decimal - Base 10, sometimes written with a \$ at the start.

Hexadecimal - Uses digits 0-9 and A-F for 16 possible digits in total. Often written with 0x at start. Used to represent binary numbers in a more compact format by splitting a binary number into groups of 4 digits

Octal - Radix 8, can be converted from binary using groups of 3 binary digits.

# Converting Decimal to Radix R

- 1. Perform whole number division of the decimal D by the Radix R:  $\frac{D}{R}=Q_0+r_0$ , the remainder is the first digit in the target radix
- 2. Divide the result of the previous whole-number division  $Q_0$  by the radix R again, this remainder is now the second digit in the target radix and so on
- 3. Continue until  $Q_i$  reaches 0

 $D = 243_{(10)}$  als Dualzahl, also Basis R = 2

Operation	Quotient	Rest	Bemerkung
D/R = 243/2	$Q_0 = 121$	$r_0 = 1$	Least Significant Bit (LSB)
$Q_0/R = 121/2$	$Q_1 = 60$	$r_1 = 1$	
$Q_1/_R = 60/2$	$Q_2 = 30$	$r_2 = 0$	
$Q_2/_R = 30/2$	$Q_3 = 15$	$r_3 = 0$	
$Q_3/_R = 15/2$	$Q_4 = 7$	$r_4 = 1$	
$Q_4/_R = 7/2$	$Q_5 = 3$	$r_5 = 1$	
$Q_5/_R = 3/2$	$Q_6 = 1$	$r_6 = 1$	
$Q_6/_R = 1/2$	$Q_7 = 0$	$r_7 = 1$	Most Significant Bit (MSB)

Also 
$$243_{(10)} = 1111\ 0011_{(2)} = r_7 r_6 r_5 r_4 r_3 r_2 r_1 r_0$$

# Converting $0 \le D_{10} < 1$ to Radix R

This is a similar process but the decimal is multiplied by the radix R and the floor of the resulting product is the current digit's value. The remainder after subtracting the floor from the current result is the next calculation's input.

 $D = 0.171875_{(10)}$  als Dualzahl, also Basis R = 2

Operation	Produkt	Koeffizient Bemerkur	
$D \cdot R = 0.171875 \cdot 2$	$P_0 = 0.34375$	$K_{-1} = floor(P_0) = 0$ $(a_{-1} = P_0 - K_{-1})$	Most Significant Bit (MSB)
$a_{-1} \cdot R = 0.34375 \cdot 2$	$P_{-1} = 0.6875$	$K_{-2} = \text{floor}(P_{-1}) = 0$ $(a_{-2} = P_{-1} - K_{-2})$	
$a_{-2} \cdot R = 0.6875 \cdot 2$	$P_{-2} = 1.375$	$K_{-3} = \text{floor}(P_{-2}) = 1$ $(a_{-3} = P_{-2} - K_{-3})$	
$a_{-3} \cdot R = 0.375 \cdot 2$	$P_{-3} = 0.75$	$K_{-4} = \text{floor}(P_{-3}) = 0$ $(a_{-4} = P_{-3} - K_{-4})$	
$a_{-4} \cdot R = 0.75 \cdot 2$	$P_{-4} = 1.5$	$K_{-5} = \text{floor}(P_{-4}) = 1$ $(a_{-5} = P_{-4} - K_{-5})$	
$a_{-5} \cdot R = 0.5 \cdot 2$	$P_{-5} = 1.0$	$K_{-6} = \text{floor}(P_{-5}) = 1$ $(a_{-6} = P_{-5} - K_{-6} = 0)$	Least Significant Bit (LSB)

Also  $0.171875_{(10)} = 0.001011_{(2)} = 0.K_{-1}K_{-2}K_{-3}K_{-4}K_{-5}K_{-6}$ Nicht jede rationale Dezimalzahl ist exakt mit **endlicher**Stellenanzahl in einem anderen Zahlensystem darstellbar

# **Signed Binary Numbers**

There are several possible ways to represent signed binary numbers:

- Signing bit
- 1s complement
- 2s complement: Advantageous because addition works using it, making it viable for subtraction too

## 2s Complement

A 2s complement binary number can be converted back and forth using the following method:

- 1. Set apart the leading signing bit
- 2. Perform bitwise inversion on the other bits and add 1
- 3. Append the inverted leading signing bit (Do not cut off leading 0s that arose from inversion!)

Converting 2s complement to decimal is also straightforward. Either the corresponding positive binary number can be converted or:

- 1. Treat the leading bit as −1 \* its place value
- 2. Add the following binary number as positive to the negative number (ex. -256 + 16 + 2 + 1)

Fractional numbers still have  $\pm 2^0$  as the signing bit, they can be converted in the same way. In the case of a whole + fractional number only the first bit is the signing bit.

IMPORTANT: Do not forget signing bit for positive numbers

The mQn notation simply tells us how many bits before (m) and after the decimal place (n) represent the amount.

# **Binary Arithmetic**

Addition of two binary numbers, with maximum n digits has at most n+1 bits in the result.

Addition of 4x1s = Carry over 1 two places. This applies in general to all carry bits, because the entire addition result is simply being "overlayed" on the existing sum

Binary subtraction can be written as the addition of 2s complement numbers. It will simply work and the MSB will be an accurate signing bit. IMPORTANT: Do not forget +'ve number signing bit!

# **Encoding**

Tetrad / Nibble - groups of 4 bits


Many different ways to encode 10 numbers, each has their advantages / disadvantages. For example, Gray / O'Brien encoding is useful for counting, because they are assigned in such a way that only 1 bit changes per increment.

# **Parity Bit**

Additional bit representing if the number of 1s in a word / block is odd / even

An extra word containg parity bits of the columns when the previous words are arranged as a matrix can be sent with the purpose of error checking, and when used in combination with word parity bits it can be used to pinpoint and correct errors.

# Fehlererkennung und -korrektur:




## **Combinatronic Circuits**

Combinatronic (aka Datenpfad) circuits create a pure output that solely depends on the current inputs.

# Multiplexer


Outputs one selected bit from several inputs using a (in this case 2 digit) binary selection signal. Circuit is simply a set of minterms  $(\neg S_0 \wedge \neg S_1 \wedge D_0) \vee (\neg S_0 \wedge S_1 \wedge D_1) \vee (S_0 \wedge \neg S_1 \wedge D_2) \vee (S_0 \wedge S_1 \wedge D_3)$ 



# Demultiplexer

Inverse of a multiplexer, selects at which output a signal is outputed:

### Beispiel: 1-zu-4 Demultiplexer



Die Ausgänge können zum Beispiel so programmiert werden:


$$\begin{split} D_0 &= \overline{S_0} \wedge \overline{S_1} \wedge Y, & D_1 &= \overline{S_0} \wedge S_1 \wedge Y, \\ D_2 &= S_0 \wedge \overline{S_1} \wedge Y, & D_3 &= S_0 \wedge S_1 \wedge Y \end{split}$$

# **Code Translator (Umsetzer)**

Converts between number encoding. Create KNF -> Karnaugh diagram for each output and the set of inputs, regular circuit synthesis procedure.


## Half Adder

Outputs the sum of two binary digits and the remainder (Carry Out CO) to be passed to an adjacent full-adder one place value higher.



### **Full Adder**


3 inputs: A, B and Carry In (CI) for a lower CO bit. Simply a combination of two half adders plus an OR gate taking in CI and CO of the internal half adder.



# Parallel Adder

Addition of 2 multiple digit binary numbers can be synthesised as usual using Karnaugh diagrams. This is the most efficient multi digit adder but is very application specific and needs a lot of work to extend.

# **Ripple Carry**



Advantage: Easy to extend and combine

Disadvantage: Carry bits take time to ripple up the place values, the time needed to get a correct output increases linearly

# Carry-Look-Ahead Adder

Due to the fact that adders are so central to more complex electronic circuits, it is very useful to combine the delay and extendability advantages of both the parallel and ripple carry adder into one.

This is based on propagating carry bits as soon as possible, as these do not depend on an accurate sum. A full adder will output high on CO if:

- Both of the inputs are high
- One of the inputs is high and CI is high

Although this leads to slightly more complex hardware, the sums can therefore also be calculated in parallel and the circuit remains extendable.

The carry logic can be calculated using this recursive formula:

$$C_i = (A_i \wedge B_i) \vee ((A_i \oplus B_i) \wedge C_{i-1}) = G_i \vee (P_i \wedge C_{i-1})$$

#### **Subtraction**

As mentioned before, this is straightforward using addition of 2s complement signed numbers.

Conversion to 2s complement can alternatively be done using XOR Gates instead of NOT for the inversion step, allowing us to control if the current amount should be subtracted (inverted) or added:


$B_{alt,i}$	S	$B_{neu,i} = B_{alt,i} \oplus S$	_
0	0	0	Passiert nichts
1	0	1	
0	1	1	Bit Inversion
1	1	0	Bit inversion

Mit S=0 wird eine normale Addition durchgeführt, der 2. Summand B bleibt unverändert, da  $B_{neu,i} = B_{alt,i} \oplus 0 = B_{alt,i}$ 

Mit **S=1** wird eine **Subtraktion** durchgeführt. Das **2er-Komplement** vom 2. Summanden B wird gerechnet, indem  $B_{alt,i} \oplus 1 = \overline{B_{alt,i}}$  verwendet wird und der CI Eingang des ersten Volladdierers auf S=1 gesetzt wird. Damit wird eine 1 an der LSB Stelle vom invertierten 2. Summanden addiert

### Multiplication

Multiplication occurs in the same way for any radix, through shifting and addition:



The shifting logic can be built by simply wiring several adders (Basiszellen) together or using a single adder and multiplexer + counter (Booth's Algorithm).

# **Sequential Circuits**

Sequential circuits depend not only on the current inputs but also the previous state ie a function with two sets of inputs. They incorporate memory through back connections (Rückkopplungen).


Truth tables / Karnaugh diagrams for such circuits can be found by including previous states  $Q_n$  as an input variable and calculating resulting output states  $Q_{n+1}$ . The back connection has effectively been cut and replaced with an additional input.

#### Latches

These are components that store a single bit based on signal levels (Zustandsgesteuert) instead of signal transitions.


#### **SR-Latch**

This is the most basic latch, storing a single bit which can be controlled using the Set and Reset inputs.




TODO: Diagrams of both variants

When set is high, the output Q instantly becomes high. When reset goes high, Q instantly becomes low (the memory is reset). If they are both low, the current saved state is output. S and R high is an invalid input (can be written as a Don't Care state) and results in unstable behaviour.



Alternatively, it can be built using NAND gates, using inverted inputs instead. This is useful when the inputs are off by default, for example a switch.



#### **Clock-controlled Latch**


This has the same behaviour as a regular SR-Latch, but the S and R pins only take effect when T is high (also known as a gate controlled latch), simply by introducing two AND gates between S+T and

R+T. This is useful to only allow changes during a high clock pulse and it is the basic building block of flip flops later (however unlike flip-flops, its memory can be changed anytime whilst T is high).



### **D-Latch**


Co-ordinating two separate set / reset signals can be tricky, so this latch allows us to control the new desired state using a single Data pin. Of course, if the clock signal were always 1, this simply mirrors the state of D, therefore it is designed for storing during the off clock period.



# Flip-Flops

These are similar to latches but they only store the value during a rising / falling edge of a clock signal (Taktflankengesteuert), protecting against undesired signal errors during the storing state of the cycle.

# Schaltzeichen für die Taktflankensteuerung




Sometimes a reset pin is also built in, allowing us to interrupt the signal and instantly reset regardless of the current clock state.


# **D-Flipflop**

This can be achieved using a leader-follower structure of two internal latches operating on an inverted clock, whether the leader or follower recieves the inversion chooses if its a rising or falling edge operated flipflop.

In the example below, the first latch is set whilst the clock is low, then the second latch accepts this saved value as the clock rises. This is a safer design as the connection between the 1st and 2nd latch is safe from external hazards.




They are most commonly used in practice as they can be constructed using very few transistors in CMOS technology, where the transmission gates control if the data can progress through each step:



LTD: The double NOT gates are needed for some kind of stability rather than a short circuit, understand exactly why


# **SR-Flipflop**

These are rarely used in practice but are the same concept - the current state of S and R only takes effect during a rising / falling clock.




# JK-Flipflop

The Jump and Kill pins function as the S and R pins, however both are allowed to be high, which simply toggles the output.



When synthesizing combinatronic logic for a specific type of Flipflop, we can apply restrictions to the Flipflops functional behaviour:


**Wichtig:** wir wollen **JK-Flipflops** verwenden. Dann sind die Minimierungen im KV-Diagramm so vorzunehmen, dass die Gleichung für  $Q_{in+1}$  die folgende Bedingung erfüllt




In the above example, we have guaranteed that there is one minterm including  $Q_i$  and one including  $\overline{Q_i}$ , along with at least one other variable so the input to the J and K terminals is not empty.

# **T-Flipflop**

This simply toggles the output at every rising edge.




Alternatively the toggling functionality can be turned on or off using a JK-flipflop.



Funktionsgleichung:  $Q_{n+1} = \overline{Q_n}$  wenn CLK  $0 \to 1$  und T=1 Sonst wird das aktuelle Ausgangssignal gespeichert

# **Delayed-Flipflop**


This consists of 2 combined flipflops, a change taken in during a rising signal is only outputed after the corresponding falling signal and vice versa.



### **Timing**


The delays for a given flipflop must be respected to ensure correct operation:

- $t_{pd}$  Propagation delay time until a successful save appears at the output, starts at 50% of the clock edge, ends when 50% of the new output is reached (if a change occurs).
- $t_s$  Setup time How long the input signal must stay constant before the edge, so that it's guaranteed to have been taken in by the leader latch.
- $t_h$  Hold time How long the input must stay constant after the edge to ensure the follower latch accepts it.



These delays can be combined to analyse the minimum clock period (and therefore maximum clock frequency; the fastest rate at which we are allowed to operate a computer) of a complex circuit involving several flip flops and combinatronic circuits.

For instance when the input of a Flipflop depends on a previous Flipflop and some combinatronic circuit in between, such as in the circuit below, the minimal clock period must be  $t_{pdff1}+t_{pdks}+t_{sff2}$  to ensure a signal can make it through the first Flipflop, the combinatronic circuit and then stay stable throughout the setup time before the clock signal changes:



Of course if a circuit contains several branches, the branch with the longest delay represents the minimum clock period.

# **Applications**

Apart from stable 1-bit storage, flipflops can be useful building blocks for a variety of functional components.


# **Frequency Divider**

Chained T-flipflops are useful to reduce the clock frequency, each flipflop reduces it by a factor of two, hence:

$$f_{ ext{Target}} = rac{f_{ ext{Clock}}}{2^n}$$
  $n = \log_2 \left(rac{f_{ ext{Clock}}}{f_{ ext{Target}}}
ight)$ 

### Counter

The intermittent and final output state can also be used as a 2-digit binary counter:



] LTD: Can this extended to more than 2 digits?

# Automata

This chapter involves modelling computational systems which act in discrete steps.

They can be generally classified as:

- Synchronous State transitions happen based on a clock, which checks the current inputs on the changing flank and changes the state accordingly.
- Asynchronous State transition occurs as soon as an input changes.

In this course we only cover finite state machines:

- Finite number of possible states (Q is the set) the system can be in between steps.
- Finite set of inputs / steps called the alphabet  $\sum$
- An initial state and a transition function  $\delta: Q \times \sum \to Q$  which determines which state given inputs transition the system towards.
- Optionally a set of accepted final states upon which the computation is complete.

Although PCs technically have a finite amount of possible states (every possible combination of internal memory) and inputs (all possible opcodes + operands in word size) these are impractically large to analyse unless we apply restrictions (eg. only considering CPU registers and their relationship to very limited operations).

*Determinism* - Complex philosophical term, in this context generalised such that a given set of inputs will always produce the same output in a deterministic system.

FSMs can be divided into two categories:

- Deterministic Each state only has one possible transition for each input in the alphabet. A string of inputs and the starting state can be validated against these constraints and give a unique possible output.
- Non-deterministic Choices can be made at each transition, there may be multiple possible transitions for a given input and the output is therefore non-deterministic.

Deterministic FSMs are more rigorous to design but therefore easier to implement with logical circuits.

As expected, large problems can be abstracted to smaller tasks handled by individual automata designs, which can then be combined again.

A reset input can also be introduced to bring back a machine to its initial state.

#### Transducers

*Transducers* - These are a type of FSM which produces an output based on the current state (and possible inputs), rather than simply doing computation.

This course focuses on synchronous, deterministic transducers. For purposes of simplicity, we use D-Flipflops as storage elements.

### **State Transition Table**

This displays the subsequent state + current output for every possible state + input combination of a finite state machine.


The number of rows is  $2^{i+s}$  where i is the number of binary input variables and s is the number of state variables in which the  $\sum \times Q$  possible states and inputs are encoded as.

The number of columns is i + 2s + o, where o are the output bits

This can also be represented visually as a state transition diagram. **Important**: Do not forget to account for every possible input!


#### Medwedjew Transducers

# **Struktur eines Medwedjew-Automaten**




This is the simplest type of transducer which outputs the current state directly.

#### **Moore Transducers**




A Moore transducer's output is a combinatronic circuit depending only on the current state.




They are usually more stable as the outputs are only influenced by inputs which have successfully entered the state (during which they were compared with the existing state to determine the transition).

However, this usually results in more possible states needed to achieve the same task.

# **Mealy Transducers**




The output circuit of a Mealy transducer depends on the current state **and** inputs.



These can reduce the number of states needed and deliver a correct output sooner - however this is not always desirable!

For example, consider a "sequence detector" which outputs high if a certain binary sequence has been inputted during the past n clock cycles. A Mealy transducer only needs to store the previous n-1 inputs (can be encoded with far fewer bits!) at most to achieve this task and outputs high immediately upon the final clock edge.

Alternatively this simple design also works (although there is no encoding and many more latches are required):



This makes them more vulnerable to interruptions, for example a cat triggering the sensor of a garage door.

A Mealy transducer can always be converted to a Moore transducer, although this will have an effect on the timing of inputs and outputs.

# **Designing Transducers**

- 1. Determine the smallest set of states and the type of transducer to effectively fulfill its role.
- 2. Suitable encoding should be chosen for the inputs, outputs and states that works well with the type of inputs at hand as well as trying to reduce the total number of state bits.
- 3. Draw a state transition diagram
- 4. Determine the state transition diagram including "Don't care" states (carefully check for any possible edge cases)
- 5. Simplify and synthesise the transition and output functions using Karnaugh diagrams.

**Moore** transducers need a little bit **more** (state) than Medwedjew, but a **Mealy** transducer outputs the whole **meal** (state + inputs).

### **Counters**

Counters are an essential component in many digital circuits, allowing us to execute loop logic, implement delays, or even generate music! (Square wave generator using T-Flipflop + binary controlled modulo counter). They are usually implemented as Medwedjew transducers.

When using decimal encoding , the LSB flips every state change, 2nd LSB every two state changes and so on:

Zustands-Nr	Dualzahl	Ш	Ш	1
1	0	0	0	0
2	1	0	0	1
3	2	0	1	0
4	3	0	1	1
5	4	1	0	0
6	5	1	0	1
7	6	1	1	0
8	7	1	1	1
6 7 8		1 1 1	0 1 1	1 0 1


A descending counter works in exactly the same way, except the bits all start with 1.

BCD - Binary Coded Decimal convention uses **4 bits** to represent the numbers 0-9, meaning there are 16-10=6 "Don't Care" states.


Pseudo-Tetrades - Unused "Don't Care" states in BCD

### **Asynchronous Counter**

This can be implemented by using **falling flank** T-Flipflops:




#### Beispiel: 3-Bit Dualzähler




If a descending counter is needed, the negated outputs  $\overline{Q_i}$  can be used.

This can be modified as a so-called **Modulo counter** to reset once a specific number has been reached by triggering the RESET inputs of the Flipflops once that desired output has been reached. For example, a 0-5 counter:



However, the propogation delays of each flipflop accumulate in the subsequent bits. With many bits this can become very problematic:




The maximum possible clock frequency for such a counter can be calculated using:

$$f_{\text{max}} = \frac{1}{\sum_{i=1}^{n} t_{\text{pd i}}}$$

Where n is the number of bits / T-Flipflops

## **Synchronous Counter**

This improves upon the delay issues by using a direct connection to the clock signal for each Flipflop. here is the circuit diagram for one using decimal encoding:



### **Reversible Counter**


These counters can be toggled between ascending / descending using an X "direction" pin. They are useful for tracking the position of something which can move in both directions along an axis.

They can be implemented by combining an array of D-Flipflops and Two's complement addition.

- The Flipflops operate on the same clock and reset signal.
- When the X pin is low, positive 1 is added to the current Flipflop state, which is then loaded in on the next rising edge.
- A high X pin sets a two's complement –1 on the 2nd set of adder inputs, descending the current count by 1 each time.
- This can also be implemented using arbitrary increments as input to the adder, allowing control over how quickly the counter completes its cycle.

Here is an example of a 4 bit reversible counter:


# Zähler Ausgänge: Z<sub>3</sub>Z<sub>2</sub>Z<sub>1</sub>Z<sub>0</sub>



1

# **Frequency Divider**

As seen before, we can reduce a frequency by a factor of  $2^n$  using chained T-Flipflops. However, the desired frequency is not always possible to reach using factors of 2. We can divide a frequency by an arbitrary multiple of 2 using a combination of a counter and T-Flipflop.



In the above divider, we can choose the precise number of clock signals to wait for until the T-Flipflop is toggled. For example, lets say we need to toggle the T-Flipflop every 6 clock edges:

- 1. Choose the lowest number of bits with possible states greater than 6, ie 3, so  $N=2^3=8$
- 2. Choose a starting state k so that the total number of transitions N-(k+1) is equal to our target 6
- 3. This can be summarised as

$$f_{\rm Out} = \frac{f_{\rm In}}{2(N-k+1)}$$

Such a divider can of course be combined with regular T-Flipflop chains and is mainly used with the aim of fine tuning the resulting frequency.