# Digitaltechnik

# **Contents**

| Resistance of a wire                                      | 1 |
|---|---|
| Schaltfunktionen  | 2 |
| CMOS (Complementary Metal Oxide Semiconductor) Technology | 2 |
| Switching Delays  | 2 |
| Boolean Algebra   | 3 |
| Order of Operations                                       | 3 |
| De Morgan's Laws  | 3 |
| Universal Gates   | 3 |
| Min / Maxterms  | 3 |
| Normal Forms  | 4 |
| Karnaugh Diagrams   | 4 |
|   |   |

*MSB* - Most significant bit

LSB - Least significant bit

x%1 - drop decimal value from x.

 $2^n$  - number of possible states with n bits.

### Resistance of a wire

 $\rho$  - resistivity of the metal  $(\Omega m)$ 

l - length of the wire

 $\cal A$  - cross sectional area of the wire

$$R = \frac{\rho l}{A}$$

Modern electronics uses 0.8V as high.

Floating Voltage - when a pin / contact is not connected by a "normal" (lower than that of air) resistance to  $V_DD$  / circuit ground. Essentially the same as any conductive surface in the room, on which a very weak 50Hz signal is usually seen due to induction from all the EM sources in the room.

## Schaltfunktionen

 $\textit{Schaltfunktion -} Y = f(X_0, X_1, X_2, ..., X_{N-1}) \text{ - Nimmt mehrere Bits als Input und produziert eine einzige Bit als Ausgang.}$ 

Alle Schaltfunktionen lassen sich als einer Wahrheitstabelle darstellen mit mindestens N+1 Spalten und  $2^N$  Zeilen, wo N ist der Nummer von Inputs.

NOT'ing a gate usually means the resistor just needs to be moved before the transistors (essentially appending a NOT gate).

**OR** - Disjunction

**AND** - Conjunction - The resistor after the output point is needed to prevent a short circuit when both inputs are high.

**Antivalenz (XOR)** - High if only one of the inputs is high.

**XNOR** - High if both inputs are the same, gate symbol is a =.

## **CMOS (Complementary Metal Oxide Semiconductor) Technology**

*Transistor* - Trans-Resistor (changable resistor)

*MOS Transistor* - Electronic component with contacts **S** ource, **D** rain und **G** ate. Charge carriers flow from S to D. They are always controlled through a voltage between Gate and Source (unlike a current with BJT) and is therefore more efficient for very low / high power applications. They are also easier to etch in ICs and are therefore predominantly used in logic circuits.

Although very high pull up resistors vastly reduce power loss when using a single MOS transistor, such large resistances are difficult to fabricate in ICs. CMOS uses a PMOS instead which has practically  $\infty$  resistance when "open".

$$|V_{GS}|<|V_{th}|,R_{SD} o \infty$$
 - The transistor is off  $|V_{GS}|>|V_{th}|,R_{SD} o 0$  - The transistor is on

N-Type (NMOS) - Threshold voltage is positive. Negative electrons flow from S to D (Hence D is connected to the positive terminal in a circuit)

*P-Type (PMOS)* - Threshold voltage is negative. Positive Holes flow from S to D. Circle at the gate in symbol.

- CMOS Gatter müssen aus genau so vielen NMOS und PMOS Transistoren bestehen
- Bei m Eingängen gibt es m NMOS und m PMOS transistoren

The  $V_D$  of an "off" MOS transistor is floating (undefined) unless it is pulled up / down.

A CMOS gate can be split into two networks / Pfads:

|          | Pull-up  | Pull-down |
|----------|----------|-----------|
| MOS Type | PMOS     | NMOS      |
| NAND     | Parallel | Series    |
| NOR      | Series   | Parallel  |

These can be converted between one another by breaking the circuit into parallel / series blocks until each block contains one transistor, then switching the type of transistor and connecting them again in the opposite manner (parallel  $\Leftrightarrow$  series). V\_DD becomes the output and the output becomes ground.

#### **Switching Delays**

- $t_{pHL}, t_{pLH}$  Propogation delay Time taken between a 50% change in the input voltage leading to a 50% change in the output
- $t_{tHL}(t_{\rm fall}), t_{tLH}(t_{\rm rise})$  Time between the output rising / falling between 10% and 90% voltage  $t_d=rac{t_{pHL}+t_{pLH}}{2}$  Average switching time, easier to work with in practice

# **Boolean Algebra**

The following properties apply to an expresion only containing AND / OR gates:

- Commutative, order does not matter
- Associative, grouping / order of (the same) operations is irrelevant
- Distributive,  $A \land (B \lor C) = (A \land B) \lor (A \land C)$

Some not so obvious axioms of boolena algebra:

- $A \lor (A \land B) = A = A \land (A \lor B)$  consider the effect on the whole circuit when the outer variable is high / low
- $(A \wedge B) \vee (\neg A \wedge B) = (A \vee B) \wedge (\neg A \vee B) = B$  Neighbourhood law

#### **Order of Operations**

- 1. Brackets
- 2. Negation
- 3. AND, NAND, OR, NOR
- 4. XOR, XNOR

An expression with missing brackets is ambiguous and invalid.

#### De Morgan's Laws

$$\neg (A \land B \land C \land \dots) \equiv \neg A \lor \neg B \lor \neg C \lor \dots$$
$$\neg (A \lor B \lor C \lor \dots) \equiv \neg A \land \neg B \land \neg C \land \dots$$

The conversion between the pull up and pull down expression in a CMOS circuit uses De Morgan's laws:

$$\mathbf{Y}_{pd} = \overline{((\mathbf{A} \cdot (\mathbf{B} + \mathbf{C}) \cdot \mathbf{D}) + \mathbf{F} + (\mathbf{G} \cdot \mathbf{H})) \cdot \mathbf{E}}$$
$$\mathbf{Y}_{pu} = ((\overline{\mathbf{A}} + (\overline{\mathbf{B}} \cdot \overline{\mathbf{C}}) + \overline{\mathbf{D}}) \cdot \overline{\mathbf{F}} \cdot (\overline{\mathbf{G}} + \overline{\mathbf{H}})) + \overline{\mathbf{E}}$$

#### **Universal Gates**

Any logic circuit can be expressed using only NAND / NOR gates. This is very advantageous as all gates in the circuit would have the same timing properties, reducing costs and errors.

To convert a logical expression into NAND / NOR, double negation + De Morgan's laws can be used, for example:

$$A \land B \equiv ?$$
 
$$\neg \neg A \land B \equiv \neg \neg A \lor \neg B$$
 
$$\neg A \text{ NOR } \neg B \equiv (A \text{ NOR } A) \text{ NOR } (B \text{ NOR } B)$$

#### Min / Maxterms

For n variables there are  $2^n$  possible min / maxterms:

- Minterm: Expression that outputs 1 for **one** specific combination of inputs, if we want 1 only when A low, B High, minterm:  $\neg A \land B$
- Maxterm: Expression that outputs 0 for **one** specific combination of inputs, if we want 0 only when

Let us consider we want expressions that output high / low only when A = 0, B = 1:

- Minterm:  $\neg A \land B$ , high only in this case
- Maxterm:  $A \vee \neg B$ , low only in this case

#### **Normal Forms**

A way of expressing a boolean expression that can easily be determined from the desired truth table (and later simplified). After constructing either a list of minterms for each 1 in the output, or list of maxterms for each 0:

- Disjunctive Normal Form Minterms joined using disjunctions (OR)
- Conjunctive Normal Form Maxterms joined using conjunctions (AND)

Both result in the same output, DNF is more comfortable to use in Karnaugh diagrams.

## **Karnaugh Diagrams**

TODO: Used to simplify a DNF / KNF, systematic way instead of boolean algebra, therefore useful for functions with many variables Easier to use with DNF (Minterms) Simply a graphic way of using the neighbour simplification rule:  $(\neg A \land \neg B) \lor (A \land \neg B) = \neg B$ 

The packets must contain  $2^n$  cells! Create packets using the largest possible rectangle with 1s, remove the variable that doesn't change

packets may overlap and "pacman" over the border (even diagonally!), but not take non rectangle shapes

3+ variable diagrams are split so that moving in any one step from a cell, only one variable changes 4+ variables needs two+ layers, which need to be simultaneously simplified

*Don't care* - Combinations of inputs for which the output doesn't matter, for example extra numbers in a boolean counting system. Marked with an X in a Karnaugh Diagram. The X's can be treated as 1s when creating packets if it reduces the amount of packets (and therefore AND gates) in the simplified expression.

Static hazards (TODO: Define) can be recognized in Karnaugh diagrams: where two paackets are orthogonally next to each other but do not overlap. They can be directly fixed by introducing an extra packet two join the place of the hazard. Lectures 1-4 (inclusive) in the test next week