Digitaltechnik

Contents

Resistance of a wire	1
Schaltfunktionen	2
CMOS (Complementary Metal Oxide Semiconductor) Technology	2
Boolean Algebra	3
Min / Maxterm	3
MSB - Most significant bit	
LSB - Least significant bit	
x%1 - drop decimal value from x .	

Resistance of a wire

 ρ - resistivity of the metal (Ωm)

l - length of the wire

 ${\cal A}$ - cross sectional area of the wire

 2^n - number of possible states with n bits.

$$R = \frac{\rho l}{A}$$

Modern electronics uses 0.8V as high.

Floating Voltage - when a pin / contact is not connected by a "normal" (lower than that of air) resistance to V_DD / circuit ground. Essentially the same as any metal surface in the room, on which a very weak 50Hz signal is usually seen due to induction from all the EM sources in the room.

Schaltfunktionen

Schaltfunktion - $Y=f(X_0,X_1,X_2,...,X_{N-1})$ - Nimmt mehrere Bits als Input und produziert eine einzige Bit als Ausgang.

Alle Schaltfunktionen lassen sich als einer Wahrheitstabelle darstellen mit N+1 Spalten und 2^N Zeilen, wo N ist der Nummer von Inputs.

NOT'ing a gate usually means the resistor just needs to be moved before the transistors (essentially appending a NOT gate).

AND - The resistor after the output point is needed to prevent a short circuit when both inputs are high.

XNOR - High if both inputs are the same, gate symbol is a =.

Antivalenz (XOR) - High if only one of the inputs is high.

CMOS (Complementary Metal Oxide Semiconductor) Technology

Transistor - Trans-Resistor (changable resistor)

MOS Transistor - Electronic component with contacts **S** ource, **D** rain und **G** ate. Charge carriers flow from S to D. They are controlled through a voltage at G (unlike a current with BJT) and is therefore more efficient for very low / high power applications. They are also easier to etch in ICs and are therefore predominantly used in logic circuits.

Although very high pull up resistors vastly reduce power loss when using a single MOS transistor, such large resistances are difficult to fabricate in ICs. CMOS uses a PMOS instead which has practically ∞ resistance when "open".

$$ig|V_{gs}ig|<|V_{th}|,R_{SD} o\infty$$
 - The transistor is off $ig|V_{qs}ig|>|V_{th}|,R_{SD} o0$ - The transistor is on

N-Type (NMOS) - Threshold voltage is positive. Negative electrons flow from S to D (Hence D is connected to the positive terminal in a circuit)

P-Type (*PMOS*) - Threshold voltage is negative. Positive Holes flow from S to D. Circle at the gate in symbol.

- CMOS Gatter müssen aus genau so vielen NMOS und PMOS Transistoren bestehen
- Bei m Eingängen gibt es m NMOS und m PMOS transistoren

The V_D of an "off" MOS transistor is floating (undefined) unless it is pulled up / down.

A CMOS gate can be split into two networks / Pfads:

	Pull-up	Pull-down
MOS Type	PMOS	NMOS
NAND	Parallel	Series
NOR	Series	Parallel

These can be converted between one another by breaking the circuit into parallel / series blocks until each block contains one transistor, then switching the type of transistor and connecting them again in the opposite manner (parallel \Leftrightarrow series). V_DD becomes the output and the output becomes ground.

 t_{pHL} - Time taken to switch on once 50% of the gate voltage is reached until 90% of V_{DS} is reached TODO: Check

$$t_{pLH}$$
 - Time taken to switch off $t_d = \frac{t_{pHL} + t_{pLH}}{2}$ - Average switching time

Boolean Algebra

TODO:

- last 2 fundamental rules of boolean algebra
- order of operations
- De Morgan's laws
- Distributive law loop
- Universal gates NAND & NOR conversion Advantage as they all have the same properties such as timing
- Relationship between pull up and pull down paths

Min / Maxterm

TODO: Is this a method to create a boolean expression for any arbitrary truth table?

Lectures 1-4 (inclusive) in the test next week