

MICROPROCESSOR SYSTEMS

BLG212E


Burak Berk Üstündağ CRN: 11450

Gökhan İnce / Ayşe Yilmazer CRN: 11446

Faculty of Computer and Informatics Engineering
Istanbul Technical University


Week 7: Addressing and Memory Organization in Computers

Comparison of Memory Modules




Memory Addressing

- Memory consists of a sequence of directly addressable "locations".
- A memory location is referred to as an information unit.
- An information unit has two components:
 - address
 - contents



Memory Addressing

- Each location in memory has an address that must be supplied before its contents can be accessed.
- The CPU communicates with memory by first identifying the location's address and then passing this address on the address bus.
- The data are transferred between memory and the CPU along the data bus.
- The number of bits that can be transferred on the data bus at once is called the data bus width of the processor.



Dimensions of Memory


- Memory is usually measured by two numbers: its length and its width (length x width).
 - The length is the total number of locations.
 - The width is the number of bits in each location.
- The length (total number of locations) is a function of the number of address lines.
 - # of memory locations = $2^{(\text{\# of address lines})}$**
 - A memory chip with 10 address lines would have
 $2^{10} = 1024$ locations (1K)
 - A memory chip with 4K locations would need
 $\log_2 4096 = 12$ address lines

Educational CPU and Memory


- Educational CPU has 16 address lines. That means it can address
 $2^{16} = 64\text{K}$ memory locations.
- Then it will need 1 memory chip with 64 K locations, or 2 chips with 32 K in each, or 4 with 16 K each or 16 of the 4 K chips, etc.
- How would we use these address lines to control the multiple chips?

Chip Select


- Usually, each memory chip has a **Chip Select (CS) input**. The chip will only work if an active signal is applied on that input.
- To allow the use of **multiple chips** in the make up of memory, we need to use a number of the address lines for the purpose of **chip selection**.
- These address lines are decoded to generate the 2^n necessary CS inputs for the memory chips to be used.



Memory Access




Memory Access




Chip Selection Example

A memory system made up of 4 of the 4x2 memory chips



Memory Map

- Designates the address space for each memory chip




Address Range of a Memory Chip

- The **address range of a particular chip** is the list of all addresses that are mapped to the chip.
- An 8-bit CPU with **16 address bits** can address a total of **64K memory locations**.
 - If we use memory chips with 1K locations each, then we will need 64 such chips.
 - The 1K memory chip needs 10 address lines to uniquely identify the 1K locations. ($\log_2 1024 = 10$)
 - That leaves 6 address lines which is the exact number needed for selecting between the 64 different chips ($\log_2 64 = 6$).

Address Range of a Memory Chip


- 16 bit address lines can be separated into two pieces



- Depending on the combination on the address lines $A_{15}-A_{10}$, the address range of the specified chip is determined.


Chip Select Example

- A chip that uses the combination $[A_{15}-A_{10}] = 001000$ would have addresses that range from \$2000 to \$23FF.
 - The 10 address lines on the chip gives a range of xxxx xx00 0000 0000 to xxxx xx11 1111 1111 or \$x000 to \$x3FF for each of the chips.
 - The memory chip in this example would require the following NAND circuit on its chip select input:



Chip Select Example

- If we change the above combination to the following:





- Now the chip would have addresses ranging from: 2400 to 27FF.

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀	
0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	=>\$2400
0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	1	=>\$27FF

- Changing the combination of the address bits connected to the chip select changes the address range for the memory chip.

Chip Select Example



Memory Organization

- Example: For a CPU with 8-bit data bus and 16-bit address bus, build the memory that spans between \$0000 and \$1FFF with 2Kx8 memory chips.
- What is the required memory space?
- How many 2K chips are needed?


Memory Organization

A ₁₅ A ₁₄ A ₁₃ A ₁₂	A ₁₁ A ₁₀ A ₉ A ₈	A ₇ A ₆ A ₅ A ₄	A ₃ A ₂ A ₁ A ₀	
0000	0000	0000	0000	\$0000
0000	0000	1111	1111	\$07FF
0000	1000	0000	0000	\$0800
0000	1111	1111	1111	\$0FFF
0001	0000	0000	0000	\$1000
0001	0111	1111	1111	\$17FF
0001	1000	0000	0000	\$1800
0001	1111	1111	1111	\$1FFF

Memory Organization

- Connect the DATA BUS, ADDRESS BUS, R/W together
- CS is determined using A12 and A11

Data Bus D₀-D₇




Memory Organization

- Chip select is done with address bits that are not used within the memory chip.


	A_{15}	A_{14}	A_{13}		A_{12}	A_{11}	$A_{10} \dots$
Memory 1	0	0	0		0	0	Used to address locations within a memory chip
Memory 2	0	0	0		0	1	
Memory 3	0	0	0		1	0	
Memory 4	0	0	0		1	1	

Memory Organization


- A_{15} , A_{14} , A_{13} remain at low at all times. They can be used to form another Chip Select (Group Select)




- A_{12} and A_{11} can be used to select memory chips with 2x4 decoder



Memory Organization



Memory Organization





Memory Map (Example 1)

CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H

Problem:

How to arrange different kinds of memory components so that target memory map can be configured → Program memory, data memory etc.



Memory Map

CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H, 32K EPROM, 16K SRAM, 8K EEPROM

1- 32K EPROM : 32x8kbit \rightarrow 27C256: P, \overline{OE} , \overline{CE}




2- 27C \rightarrow O₀...O₇, Generic code: 27C256

3- x256 \rightarrow M=256kbit=256x1024 bit

Since 27C refers 8 bits I/O,

Address bus size= $\log_2 (256 \times 1024 / 8) = 8 + 10 - 3 = 15$

Address lines \rightarrow A0..A14



Memory Map

CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H, 32K EPROM, 16K SRAM, 8K EEPROM

1- 16K SRAM : 16x8kbit \rightarrow 62C128: \overline{WE} , \overline{OE} , \overline{CE}




2- 62C \rightarrow I/O₀...I/O₇ , Generic code: 62C128 alternative: **W24129A**

3- x128 \rightarrow M=128kbit=128x1024 bit

Since 62C/M48 refers 8 bits I/O,

Address bus size= $\log_2 (128 \times 1024 / 8) = 7 + 10 - 3 = 14$

Address lines \rightarrow A0..A13



Memory Map

CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H, 32K EPROM, 16K SRAM, 8K EEPROM

1- 8K EEPROM : 8x8kbit \rightarrow 28C64: \overline{WE} , \overline{OE} , \overline{CE}




2- 28C \rightarrow I/O₀...I/O₇ , Generic code: 28C64

3- x64 \rightarrow M=64kbit=64x1024 bit

Since 28C refers to 8 bits I/O,


Address bus size= $\log_2 (64 \times 1024 / 8) = 6 + 10 - 3 = 13$

Address lines \rightarrow A0..A12



Address Decoding

CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H, 32K EPROM, 16K SRAM, 8K EEPROM




Address Decoder Design

If last segment will not be used:

Segment Size:	CPU:	A15	A14	Output:			
	Decoder:	A1	A0	Y0'	Y1'	Y2'	
	16K	0	0	0	1	1	EPROM
	16K	0	1	0	1	1	EPROM
	16K	1	0	1	0	1	SRAM
16K		1	1	1	1	0	EEPROM

If last segment will be reserved for future:

	CPU:	A15	A14	A13	Output:			FU	
Segment Size:	Decoder:	A2	A1	A0	Y0'	Y1'	Y2'	Y3'	
8K		0	0	0	0	1	1	1	EPROM
8K		0	0	1	0	1	1	1	EPROM
8K		0	1	0	0	1	1	1	EPROM
8K		0	1	1	0	1	1	1	EPROM
8K		1	0	0	1	0	1	1	SRAM
8K		1	0	1	1	0	1	1	SRAM
8K		1	1	0	1	1	0	1	EEPROM
8K		1	1	1	1	1	1	0	Future Use



Address Decoder Design

If last segment will not be used:

Segment Size:	CPU:	A15	A14	Output:		
	Decoder:	A1	A0	Y0'	Y1'	Y2'
16K		0	0	0	1	1
16K		0	1	0	1	1
16K		1	0	1	0	1
16K		1	1	1	1	0

Y0'

A ₁ \ A ₀	0	1
0	0	0
1	1	1

$$Y0' = A1 = A15 \text{ (CPU)}$$

Y1'


A ₁ \ A ₀	0	1
0	1	1
1	0	1

$$Y1' = (A1A0)' = A1' + A0 = A15' + A14 \text{ (CPU)}$$

Y2'


A ₁ \ A ₀	0	1
0	1	1
1	1	0

$$Y2' = (A1A0)' = A1' + A0' = A15' + A14' \text{ (CPU)}$$




Memory Address Decoding

CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H, 32K EPROM, 16K SRAM, 8K EEPROM




Memory Address Decoding

CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H, 32K EPROM, 16K SRAM, 16K EEPROM



If last segment will be reserved for future:

	CPU:	A15	A14	A13	Output:				FU	
Segment Size:	Decoder:	A2	A1	A0	Y0'	Y1'	Y2'	Y3'		
8K		0	0	0	0	1	1	1	EPROM	
8K		0	0	1	0	1	1	1	EPROM	
8K		0	1	0	0	1	1	1	EPROM	
8K		0	1	1	0	1	1	1	EPROM	
8K		1	0	0	1	0	1	1	SRAM	
8K		1	0	1	1	0	1	1	SRAM	
8K		1	1	0	1	1	0	1	EEPROM	
8K		1	1	1	1	1	1	0	Future Use	




TRUTH TABLE 'HC138, 'HCT138

INPUTS						OUTPUTS							
ENABLE			ADDRESS										
E3	E2	E1	A2	A1	A0	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	X	H	H	H	H	H	H	H	H
X	H	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	L	H	H	H	H	H	L	H	H	H	H
H	L	L	H	L	L	H	H	H	H	L	H	H	H
H	L	L	H	L	H	H	H	H	H	L	L	H	H
H	L	L	H	H	L	H	H	H	H	L	H	L	H
H	L	L	H	H	H	H	H	H	H	H	H	H	L

H = High Voltage Level, L = Low Voltage Level, X = Don't Care

Memory Address Decoding



+V_{CC} CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H, 32K EPROM, 16K SRAM, 8K EEPROM, 8K xxxx



CPU: 64K Addressing Capability, 8Bits, Reset Vector (POR): 0000H

Example 2

CPU: 16bit Addressing Capability, 16Bits, Reset Vector (POR): 0000H, 2x27C128 EPROM, 2x62C256 SRAM 1x28C64 EEPROM



EPROM #1 in memory map




CPU: 16bit Addressing Capability, **16Bits**, Reset Vector (POR): 0000H, 2x27C128 EPROM, 2x62C256 SRAM 1x28C64 EEPROM

- 1- 27C→CMOS EPROM: \overline{PGM} , \overline{OE} , \overline{CE}
- 2- 27C→O₀...O₇ , Generic code: 27C128
- 3- x128→ M=128kbit=128x1024 bit

Since 27C refers 8 bits I/O,

Address bus size= $\log_2 (128 \times 1024 / 8) = 7 + 10 - 3 = 14$

Address lines→ A0..A13



Reset Vector

EPROM #2 in memory map




CPU: 16bit Addressing Capability, 16Bits, Reset Vector (POR): 0000H, 2x27C128 EPROM, 2x62C256 SRAM 1x28C64 EEPROM

- 1- 27C→CMOS EPROM: \overline{PGM} , \overline{OE} , \overline{CE}
- 2- 27C→O₀...O₇ , Generic code: 27C128
- 3- x128→ M=128kbit=128x1024 bit

Since 27C refers 8 bits I/O,

Address bus size= $\log_2 (128 \times 1024 / 8) = 7 + 10 - 3 = 14$

Address lines→ A0..A13



Reset Vector

SRAM #1 in memory map




CPU: 16bit Addressing Capability, 16Bits, Reset Vector (POR): 0000H, 2x27C128 EPROM, 2x62C256 SRAM 1x28C64 EEPROM

- 1- 62C→CMOS SRAM: \overline{OE} , \overline{WE} , \overline{CE}
- 2- 62C→O₀...O₇, Generic code: 62C256
- 3- x256→ M=256kbit=256x1024 bit

Since 62C refers 8 bits I/O,

Address bus size= $\log_2 (256 \times 1024 / 8) = 8 + 10 - 3 = 15$

Address lines→ A0..A14



Reset Vector

SRAM #2 in memory map




CPU: 16bit Addressing Capability, 16Bits, Reset Vector (POR): 0000H, 2x27C128 EPROM, 2x62C256 SRAM 1x28C64 EEPROM

- 1- 62C→CMOS SRAM: \overline{OE} , \overline{WE} , \overline{CE}
- 2- 62C→O₀...O₇, Generic code: 62C256
- 3- x256→ M=256kbit=256x1024 bit

Since 62C refers 8 bits I/O,

Address bus size= $\log_2 (256 \times 1024 / 8) = 8 + 10 - 3 = 15$

Address lines→ A0..A14



EEPROM in memory map




CPU: 16bit Addressing Capability, 16Bits, Reset Vector (POR): 0000H, 2x27C128 EPROM, 2x62C256 SRAM 1x28C64 EEPROM

- 1- 28C→CMOS EPROM: \overline{OE} , \overline{WE} , \overline{CE}
- 2- 28C→O₀...O₇, Generic code: 28C64
- 3- x64→ M=64kbit=64x1024 bit

Since 28C refers 8 bits I/O,

Address bus size= $\log_2 (64 \times 1024 / 8) = 6 + 10 - 3 = 13$

Address lines→ A0..A12



Reset Vector

Address Decoder Design

If last segment will not be used:

Decoder output lines=Amount of segments in the memory map=3

Decoder input lines= $\log_2(\text{CPU Address range}/\text{minimum segment size})$
 $=\log_2(64\text{K-line}/16\text{K-line})$
 $=\log_2(4)=2 \rightarrow A_{15}, A_{14}$

Segment Size:	CPU:	A15	A14	Output:		
	Decoder:	A1	A0	Y0'	Y1'	Y2'
16K		0	0	0	1	1
16K		0	1	1	0	1
16K		1	0	1	0	1
16K		1	1	1	1	0

1EPROM#1,#2
1SRAM#1,#2
1SRAM#1,#2
0EEPROM

Y0'

A ₁ \ A ₀	0	1
0	0	1
1	1	1

$$Y0' = A1 + A0 = A15 + A14 \text{ (CPU)}$$

Y1'


A ₁ \ A ₀	0	1
0	1	0
1	0	1

$$Y1' = A0'A1' + A1A0 = A14'A15' + A14A15 \text{ (CPU)}$$

Y2'


A ₁ \ A ₀	0	1
0	1	1
1	1	0

$$Y2' = (A1A0)' = A1' + A0' = A15' + A14' \text{ (CPU)}$$



Example 2 (16bits Data Bus)

CPU: 64K Addressing Capability, 16Bits, Reset Vector (POR): 0000H, 2x27C128 EPROM, 2x62C256 SRAM 1x28C64 EEPROM



74HC373 3-state D-type latch

LS373

D _n	LE	OE	O _n
H	H	L	H
L	H	L	L
X	L	L	Q ₀
X	X	H	Z*



H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

SN54/74LS373



Intel 8085 CPU




(a) Pin configuration



(b) Functional pin diagram

Performance	
Max. <u>CPU clock rate</u>	3, 5 and 6 MHz
Data width	8 Bit
Address width	16 Bit
Architecture and classification	
<u>Min. feature size</u>	<u>3 μm</u>
<u>Instruction set</u>	8085
Physical specifications	
<u>Transistors</u>	•6,500
Package(s)	•40-pin <u>DIP</u>
Socket(s)	• <u>DIP40</u>


CPU: 8085 27C64 EPROM, 62C64 SRAM 3x8255 I/O Ports



8088 CPU




8088 CPU Functional Block Diagram




8088 Pin Configuration

Max. <u>CPU clock rate</u>	5 MHz to 16 MHz
Data width	8 bits
Address width	20 bits
Architecture and classification	
<u>Min. feature size</u>	<u>3 μm</u>
<u>Instruction set</u>	<u>x86-16</u>
Physical specifications	
<u>Transistors</u>	•29,000
<u>Co-processor</u>	<u>Intel 8087</u>
Package(s)	•40-pin <u>DIP</u> •44-pin <u>PLCC</u>


8088 Memory Interfacing




16-bit processor example (1978-) :




Max. <u>CPU clock rate</u>	5 MHz to 10 MHz
Data width	16 bits
Address width	20 bits
Architecture and classification	
<u>Min. feature size</u>	<u>3 μm</u>
<u>Instruction set</u>	<u>x86-16</u>
Physical specifications	
<u>Transistors</u>	•29,000
<u>Co-processor</u>	<u>Intel 8087</u>
Package(s)	•40 pin <u>DIP</u>
Socket(s)	• <u>DIP40</u>




8086 Address and Data Bus Connection in Minimum Mode





80486 CPU




Max. <u>CPU clock rate</u>	16 MHz to 100 MHz
<u>FSB</u> speeds	16 MHz to 50 MHz
Data width	32 bits
Address width	32 bits
Virtual address width	32 bits (linear); 46 bits (logical)
Architecture and classification	
<u>Min. feature size</u>	1 μm to 0.6 μm



Historical Development





x1 bit Memory Organization

Example: Organize 8Kx1 memory chips to obtain 8Kx8 memory

