

## MICROPROCESSOR SYSTEMS

### BLG212E

Burak Berk Üstündağ CRN: 11450

Gökhan İnce / Ayşe Yılmazer CRN: 11446

Faculty of Computer and Informatics Engineering Istanbul Technical University

Week 3: Number Systems, Logical & Arithmetic Operations

Computers store numbers in binary form

One Byte = 8 bits is the unit for defining bit lengths

Assume 1 Byte of storage:

It can store <u>unsigned</u> numbers from

```
%0000 0000 to %1111 1111 or
$00 to $FF or
0 to 255
```

## 1 Byte of storage:

It can store <u>signed</u> numbers from

```
%0111 1111 to %1111 1111
Most Significant Bit, MSB is the sign bit,
0 is positive, 1 is negative
```

Example: +7 0000 0111

Signed numbers : -7 -> 1000 0111

Complement numbers:

1's complement : 1111 1000

2's complement: 1111 1001 -> -7

Taking the 2s complement of the 2s complement restores the number

2's complement is an efficient method to represent signed numbers. For negative numbers, complement the number (replace 0s with 1s, 1s with 0s, then add 1)


1 Byte of storage can store <u>signed</u> numbers from

%0111 1111 to %1000 0000 Most Significant Bit, MSB is the sign bit, 0 is positive, 1 is negative


#### Numbers in a CPU: Registers & ALU:

A microcontroller case and historical comparison example






#### 8x51:




8-bit Registers of 8051

#### i8086:




#### **ARM Cortex M0**





Acorn RISC Machine: ARM (1983-1985 / ARM1)

Advanced RISC Machine: ARM (1990)



**8051**: 1981

**8086:** 1978


# Data in Registers & the Memory

(ARM Case)

Byte 6

Byte 7

Byte 5



MOV, MOVN, ....
Allows complex instructions:
MOV R1, R2, LSL #2; R1 = R2 << 2

Store

Load

Memory


Move

**CPU** 

Idr = Load Word
Idrh = Load unsigned Half Word
Idrsh = Load signed Half Word
Idrb = Load unsigned Byte
Idrsb = Load signed Bytes

str = Store Word strh = Store unsigned Half Word strsh = Store signed Half Word strb = Store unsigned Byte strsb = Store signed Byte





Allows simple instructions: MOV A,@RO; A=[RO]

MOV A,#0FAH ; 
$$A=(FA)_{16}$$

MOV A,#11111010B; 
$$A=(11111010)_2$$

MOV A,#250D; 
$$A=(250)_{10}$$

#### Complement CPL(A):

$$A=(a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0)_2$$

$$CPL(A) \rightarrow A = \overline{A}$$

$$\overline{A}$$
=( $\overline{a_7}$   $\overline{a_6}$   $\overline{a_5}$   $\overline{a_4}$   $\overline{a_3}$   $\overline{a_2}$   $\overline{a_1}$   $\overline{a_0}$ )<sub>2</sub>

**74H FAH** 

Instructions	OpCode	Bytes	Cycles	Flags
MOV @R0,#data	0x76	2	1	None
MOV @R1,#data	0x77	2	1	None
MOV @R0,A	0xF6	1	1	None
MOV @R1,A	0xF7	1	1	None
MOV @R0,iram addr	0xA6	2	2	None
MOV @R1,iram addr	0xA7	2	2	None
MOV A,#data	0x74	2	1	None
MOV A,@R0	0xE6	1	1	None
MOV A,@R1	0xE7	1	1	None
MOV A,R0	0xE8	1	1	None
MOV A,R1	0xE9	1	1	None
MOV A,R2	0xEA	1	1	None
MOV A,R3	0xEB	1	1	None
MOV A,R4	0xEC	1	1	None
MOV A,R5	0xED	1	1	None
MOV A,R6	0xEE	1	1	None
MOV A,R7	0xEF	1	1	None
MOV A,iram addr	0xE5	2	1	None
MOV C,bit addr	0xA2	2	1	С
MOV DPTR,#data16	0x90	3	2	None

MOV A,#0FAH ;  $A=(FA)_{16}$ 

CPL A ; A=CPL(A)

; 
$$A=(00000101)_2=(05)_{16}=05H$$

Instructions	OpCode	Bytes	Cycles	Flags
CPL A	0xF4	1	1	None
CPL C	0xB3	1	1	С
CPL bit addr	0xB2	2	1	None

### **Logical OR:**

A=
$$(a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0)_2$$
  
R= $(r_7 r_6 r_5 r_4 r_3 r_2 r_1 r_0)_2$ 

a	b	$a \lor b$
0	0	0
0	1	1
1	0	1
1	1	1

 $ORLA,R \rightarrow A = AVR$ 

ORL A,RO

 $AVR = (a_7Vr_7 \ a_6Vr_6 \ a_5Vr_5 \ a_4Vr_4 \ a_3Vr_3 \ a_2Vr_2 \ a_1Vr_1 \ a_0Vr_0)_2$ 

MOV A,#0A2H ;  $A=(A2)_{16}$ 

ORL A,#0F0H ;  $A=AV(11110000)_2$ 

;  $A=(101000010)_2V(11110000)_2$ 

;  $A=(11110010)_2=(0F2)_{16}=F2H$ 

; A=AVRO

MOV A,#11D ;  $A=(11)_{10}=(00001011)_2$ 

MOV R0,#00110011B ; R0=(00110011)<sub>2</sub>

NOV RO,#OUTIOUTIB ; RO=(OUTIOUTI)

; A=(00001011)<sub>2</sub>V(00110011)<sub>2</sub>

;  $A=(00111011)_2=(3B)_{16}=3BH$ 

ORL iram addr,A         0x42         2         1         None           ORL iram addr,#data         0x43         3         2         None           ORL A,#data         0x44         2         1         None           ORL A,iram addr         0x45         2         1         None           ORL A,@R0         0x46         1         1         None           ORL A,@R1         0x47         1         1         None           ORL A,R0         0x48         1         1         None           ORL A,R1         0x49         1         1         None           ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0xA0         2         1         C	Instructions	OpCode	Bytes	Cycles	Flags
ORL A,#data         0x44         2         1         None           ORL A,iram addr         0x45         2         1         None           ORL A,@R0         0x46         1         1         None           ORL A,@R1         0x47         1         1         None           ORL A,R0         0x48         1         1         None           ORL A,R1         0x48         1         1         None           ORL A,R1         0x49         1         1         None           ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL iram addr,A	0x42	2	1	None
ORL A,iram addr         0x45         2         1         None           ORL A,@R0         0x46         1         1         None           ORL A,@R1         0x47         1         1         None           ORL A,R0         0x48         1         1         None           ORL A,R1         0x48         1         1         None           ORL A,R1         0x49         1         1         None           ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL iram addr,#data	0x43	3	2	None
ORL A,@R0         0x46         1         1         None           ORL A,@R1         0x47         1         1         None           ORL A,R0         0x48         1         1         None           ORL A,R1         0x49         1         1         None           ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,#data	0x44	2	1	None
ORL A,@R1         0x47         1         1         None           ORL A,R0         0x48         1         1         None           ORL A,R1         0x49         1         1         None           ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,iram addr	0x45	2	1	None
ORL A,R0         0x48         1         1         None           ORL A,R1         0x49         1         1         None           ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,@R0	0x46	1	1	None
ORL A,R1         0x49         1         1         None           ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,@R1	0x47	1	1	None
ORL A,R2         0x4A         1         1         None           ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,R0	0x48	1	1	None
ORL A,R3         0x4B         1         1         None           ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,R1	0x49	1	1	None
ORL A,R4         0x4C         1         1         None           ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,R2	0x4A	1	1	None
ORL A,R5         0x4D         1         1         None           ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,R3	0x4B	1	1	None
ORL A,R6         0x4E         1         1         None           ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,R4	0x4C	1	1	None
ORL A,R7         0x4F         1         1         None           ORL C,bit addr         0x72         2         2         C	ORL A,R5	0x4D	1	1	None
ORL C,bit addr 0x72 2 2 C	ORL A,R6	0x4E	1	1	None
	ORL A,R7	0x4F	1	1	None
ORL C,/bit addr 0xA0 2 1 C	ORL C,bit addr	0x72	2	2	С
	ORL C,/bit addr	0xA0	2	1	С

8086: OR

ARM: ORR

#### **Logical AND:**

A= $(a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0)_2$ R= $(r_7 r_6 r_5 r_4 r_3 r_2 r_1 r_0)_2$ 

a	b	$a {\wedge} b$
0	0	0
0	1	0
1	0	0
1	1	1

ANL A,  $R \rightarrow A = A \wedge R$ 

 $A \wedge R = (a_7 \wedge r_7 \ a_6 \wedge r_6 \ a_5 \wedge r_5 \ a_4 \wedge r_4 \ a_3 \wedge r_3 \ a_2 \wedge r_2 \ a_1 \wedge r_1 \ a_0 \wedge r_0)_2$ 

MOV A,#0A2H ;  $A=(A2)_{16}$ 

ANL A,#0F0H ;  $A=A \wedge (11110000)_2$ 

;  $A=(101000010)_2 \wedge (11110000)_2$ 

;  $A=(10100000)_2=(0A0)_{16}=A0H$ 

MOV A,#11D ;  $A=(11)_{10}=(00001011)_2$ 

MOV R0,#00110011B ;  $R0=(00110011)_2$ 

ANL A,RO ;  $A=A \wedge RO$ 

;  $A=(00001011)_2 \wedge (00110011)_2$ 

;  $A=(00000011)_2=(03)_{16}=03H$ 

Instructions	OpCode	Bytes	Cycles	Flags
ANL iram addr,A	0x52	2	1	None
ANL iram addr,#data	0x53	3	2	None
ANL A,#data	0x54	2	1	None
ANL A,iram addr	0x55	2	1	None
ANL A,@R0	0x56	1	1	None
ANL A,@R1	0x57	1	1	None
ANL A,R0	0x58	1	1	None
ANL A,R1	0x59	1	1	None
ANL A,R2	0x5A	1	1	None
ANL A,R3	0x5B	1	1	None
ANL A,R4	0x5C	1	1	None
ANL A,R5	0x5D	1	1	None
ANL A,R6	0x5E	1	1	None
ANL A,R7	0x5F	1	1	None
ANL C,bit addr	0x82	2	1	С
ANL C,/bit addr	0xB0	2	1	С

8086: AND ARM: AND

### **Exclusive OR:**

$$A = (a_7 a_6 a_5 a_4 a_3 a_2 a_1 a_0)_2$$

$$R = (r_7 r_6 r_5 r_4 r_3 r_2 r_1 r_0)_2$$

 $\oplus$ 

$$XRLA,R \rightarrow A = A \oplus R$$

$$A \bigoplus R = (a_7 \bigoplus r_7 \ a_6 \bigoplus r_6 \ a_5 \bigoplus r_5 \ a_4 \bigoplus r_4 \ a_3 \bigoplus r_3 \ a_2 \bigoplus r_2 \ a_1 \bigoplus r_1 \ a_0 \bigoplus r_0)_2$$

MOV A,#0A2H ; 
$$A=(A2)_{16}$$

XRL A,#0F0H ; 
$$A=A \oplus (11110000)_2$$

; 
$$A=(101000010)_2 \oplus (11110000)_2$$

; 
$$A=(01010010)_2=(52)_{16}=52H$$

MOV A,#11D	; $A=(11)_{10}=(00001011)_2$
------------	------------------------------

; 
$$A=(00001011)_2 \oplus (00110011)_2$$

Instructions	OpCode	Bytes	Cycles	Flags
XRL iram addr,A	0x62	2	1	None
XRL iram addr,#data	0x63	3	2	None
XRL A,#data	0x64	2	1	None
XRL A,iram addr	0x65	2	1	None
XRL A,@R0	0x66	1	1	None
XRL A,@R1	0x67	1	1	None
XRL A,R0	0x68	1	1	None
XRL A,R1	0x69	1	1	None
XRL A,R2	0x6A	1	1	None
XRL A,R3	0x6B	1	1	None
XRL A,R4	0x6C	1	1	None
XRL A,R5	0x6D	1	1	None
XRL A,R6	0x6E	1	1	None
XRL A,R7	0x6F	1	1	None

8086: XOR

ARM: EOR

8051:

**ARM:** 

r0: 01101001 r1: 11000111

MOV R0,#01101001B

MOV R1,#11000111B ORR r3, r0,r1 ; r3: 11101111

AND r3,r0,r1 ; r3: 01000001

MOV A,R0 ; A=R0 EOR r3,r0,r1 ; r3: 10101110

ORL A,R0 ; A=A&R1=(111011111)<sub>2</sub> BIC r3, r0, r1 ; r3: 00101000

## Subtraction in Unsigned numbers

Adding 2s complement to another unsigned number is subtraction of unsigned numbers

```
2-5=-3
2: 0000 0010 0000 0010
5: 0000 0101 2's complement + 1111 1011
-3: 1111 1101
```


No end carry: result is negative-> take 2's complement to find the magnitude

## Addition and subtraction in signed numbers

Add two numbers including their sign bits, then discard the carry bit. Negative numbers are represented in 2s complement.

```
+6: 0000 0110
+13: + 0000 1101
+19: 0001 0011
```

```
+6: 0000 0110
-13: + 1111 0011
-7: 1111 1001
```



## Overflow condition and detection

Overflow occurs if the resulting number exceeds the length of the register word. (For example, addition result of two 8-bit numbers do not fit into 8-bits)

While adding two unsigned numbers: Overflow is detected from the end carry-out bit of the MSB

While adding two signed numbers: When two signed numbers are added, the sign bit is treated as part of the number. End carry does not indicate overflow. Overflow cannot occur if one number is positive and the other is negative. Overflow occurs if the sign bit changes for the addition of two positive, or two negative number.

	carries: $1 \rightarrow 0$	carries: $0 \rightarrow 1$
Overflow cases	-70: 1 011 1010	70: 0 100 0110
	-80: + 1 011 0000	80: + 0 101 0000
15	-150: <u>0 110 1010</u>	150: 1 001 0110

## Computer Arithmetics

- **Carry**: In the case of unsigned addition carry occurs when the correct result is too large to be represented.
- **Borrow**: In the case of unsigned subtraction borrow occurs when the value being subtracted is larger than the value it is subtracted from. If subtraction is performed by negating and adding, there is a borrow if the addition does not produce a carry.
- **Overflow**: In the case of signed addition and subtraction, overflow occurs when the correct result is either more positive than the largest possible positive value ore more negative than the smallest possible negative one. It is indicated by a result having incorrect sign.

There is overflow if:

```
pos + pos \rightarrow neg pos - neg \rightarrow neg

neg + neg \rightarrow pos neg - pos \rightarrow pos
```

## Floating Point number representation

Mantissa and Exponent defines a very large scale of scientific numbers

Example: 6132.789 DEC can be represented as +0.6132789\*10^+04

Similarly,  $\%1001.11 \rightarrow (0.1001110)_2 * 2^{000100}$ 

Mantissa: 01001110, Radix: 2, Exponent: 000100

The Radix and Radix point position of the mantissa is known

The mantissa and exponent can be signed numbers resulting in a very large positive and negative range and resolution

Arithmetic operations with floating point numbers require more complicated hardware, but it is necessary for scientific computation

Capable microprocessors have floating point operation feature

### **Standard for Floating-Point Arithmetic, 1985**

## **IEEE 754**

Name	Common name	Base	Significant bits or digits	Decimal digits
binary16	Half precision	2	11	3.31
binary32	Single precision	2	24	7.22
binary64	Double precision	2	53	15.95
	Quadruple			
binary128	precision	2	113	34.02

### Single precision:



 $(6,375)_{10} = (?)_2$ 

$$0,375 \times 2 = 0,75$$
  
 $0,75 \times 2 = 1,5$   
 $0,5 \times 2 = 1,0$ 

$$0.375 = (0.011)_2 \rightarrow 6.375 = (110.011)_2$$

Bias is 127 for the exp, 129-127=2

0 10000001 10011000000000000000000

### Double precision:

1 bit	11 bit	53 bit	
<b>1</b>	üst	anlamlı kısım	
isaret			

#### 1- Put the bits in three groups.

Bit **31** (the leftmost bit) show the sign of the number.

Bits 23-30 (the next 8 bits) are the exponent.

Bits **0-22** (on the right) give the fraction

#### 2- Look at the sign bit.

If this bit is a 1, the number is negative.

If it is 0, the number is positive.

This bit is 1, so the number is negative.

#### 3- Get the exponent and the correct bias.

The exponent is simply a positive binary number.

 $10000001_{bin} = 129_{ten}$ 

Bias must be subtracted from this exponent to find the power of 2. Since this is a single-precision number, the bias is 127.

#### 4. Convert the fraction string into base ten.

The binary string represents a fraction.

Binary fractions:

$$0.1 = (1/2) = 2^{-1}$$
  
 $0.01 = (1/4) = 2^{-2}$   
 $0.001 = (1/8) = 2^{-3}$ 

each digit must be multiplied by the corresponding power of 2:

$$0.10110011001100110011010_{bin} = 1*2^{-1} + 0*2^{-2} + 1*2^{-3} + 1*2^{-4} + 0*2^{-5} + 0*2^{-6} + ...$$
  
=  $1/2 + 1/8 + 1/16 + ...$ 

Note that this number is just an approximation on some decimal number. There will most likely be some error. In this case, the fraction is about 0.7000000476837158.

5. We can put these numbers in the expression:

```
(-1)^{\text{sign bit }} * (1+\text{fraction}) * 2 exponent - bias
= (-1)^{1} * (1.7000000476837158) * 2 <sup>129-127</sup>
= -6.8 (approximately)
```

## Other representation systems in computers

### **ASCII**

a method to represent alphanumeric characters

Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char
0	00	Null	32	20	Space	64	40	0	96	60	`
1	01	Start of heading	33	21	!	65	41	A	97	61	a
2	02	Start of text	34	22	**	66	42	В	98	62	b
3	03	End of text	35	23	#	67	43	С	99	63	С
4	04	End of transmit	36	24	Ş	68	44	D	100	64	d
5	05	Enquiry	37	25	*	69	45	E	101	65	e
6	06	Acknowledge	38	26	٤	70	46	F	102	66	f
7	07	Audible bell	39	27	1	71	47	G	103	67	g
8	08	Backspace	40	28	(	72	48	Н	104	68	h
9	09	Horizontal tab	41	29	)	73	49	I	105	69	i
10	OA	Line feed	42	2A	*	74	4A	J	106	6A	j
11	OB	Vertical tab	43	2B	+	75	4B	K	107	6B	k
12	OC.	Form feed	44	2C	,	76	4C	L	108	6C	1
13	OD	Carriage return	45	2 D	-	77	4D	М	109	6D	m
14	OE	Shift out	46	2 E		78	4E	N	110	6E	n
15	OF	Shift in	47	2 <b>F</b>	/	79	4F	0	111	6F	0
16	10	Data link escape	48	30	0	80	50	P	112	70	p
17	11	Device control 1	49	31	1	81	51	Q	113	71	q
18	12	Device control 2	50	32	2	82	52	R	114	72	r
19	13	Device control 3	51	33	3	83	53	S	115	73	s
20	14	Device control 4	52	34	4	84	54	Т	116	74	t
21	15	Neg. acknowledge	53	35	5	85	55	U	117	75	u
22	16	Synchronous idle	54	36	6	86	56	v	118	76	v
23	17	End trans, block	55	37	7	87	57	W	119	77	w
24	18	Cancel	56	38	8	88	58	X	120	78	x
25	19	End of medium	57	39	9	89	59	Y	121	79	У
26	1A	Substitution	58	3A	:	90	5A	Z	122	7A	z
27	1B	Escape	59	3B	;	91	5B	[	123	7B	{
28	1C	File separator	60	3 C	<	92	5C	١	124	7C	ı
29	1D	Group separator	61	ЗD	=	93	5D	]	125	7D	}
30	1E	Record separator	62	3 <b>E</b>	>	94	5E	Ž	126	7E	~
31	1F	Unit separator	63	ЗF	?	95	5F		127	7F	

	80	)51 Ir	nstru	ictio	n Set Summar	у				
Rn	Register R7	7-R0 of	the cu	rrently	selected Register Ba	nk.				
Data					ddress. This could b					
@Ri	register, etc. (128-255)]. 8-bit Internal Data RAM location (0-255) addressed in									
	register R1									
#data #data16	8-bit consta 16-bit const									
					d by LCALL and LJM	P. A b	ranch	can be		
					rogram Memory addr					
addr11		bit destination address. Used by ACALL and AJMP. The branch will within the same 2k byte page of Program Memory as the first byte of								
	the following			te pag	e of Program Memor	y as tn	e first	byte of		
rel				nt) 8-l	oit offset byte. Used	by S	JMP :	and all		
	conditional	jumps.	Range	e is –1	28 to +127 bytes rel	ative to	first	byte of		
	the followin	•				_	_			
bit	Direct Addr	essed l	bit in In	itemal	Data RAM or Special	Funct	ion Re	gister.		
lne	touties   Electricities			Flag						
Ins	struction	С	Flag	AC	Instruction	С	OV	AC		
ADD		X	X	X	CLRC	0				
ADDC		Х	Х	X	CPL C	Х				
SUBB		X	X	Х	ANL C,bit ANL C,/bit	X		+		
DIV		0	x		ORL C,bit	X		+		
DA		X			ORL C,/bit	X		+		
RRC		Х			MOV C,bit	X				
RLC SETB C		X			CJNE	Х				
Mnemor	nic	Desc	ription			В	yte	Cycle		
Arithme	etic operations	<u> </u>	•					-		
	A.Rn	_	egister	to accu	mulator	1				
	A,direct	-	Add register to accumulator Add direct byte to accumulator					1		
	A,@Ri	_	Add indirect RAM to accumulator					1		
						2		1		
ADDC A,Rn		_	ndirect l	RAM to	accumulator	1		1		
ADDC	A,#data A.Rn	Add i	ndirect i mmedia	RAM to te data	accumulator to accumulator			1		
	A,Rn	Add i	ndirect l mmedia register	RAM to ite data to accu	accumulator to accumulator mulator with carry flag	1 2		1 1 1 1		
ADDC	A,Rn A,direct	Add i	ndirect i mmedia register direct by	RAM to ite data to accur ite to A	accumulator to accumulator mulator with carry flag with carry flag	1 2 1 2		1 1 1 1 1 1		
ADDC ADDC	A,Rn A,direct A,@Ri	Add i Add i Add i	ndirect i mmedia register direct by ndirect i	RAM to te data to accu te to A RAM to	accumulator to accumulator mulator with carry flag with carry flag A with carry flag	1 2 1 2		1 1 1 1 1 1 1		
ADDC ADDC	A,Rn A,direct A,@Ri A,#data	Add i Add i Add i	ndirect i mmedia register i direct by ndirect i mmedia	RAM to te data to accur te to A RAM to te data	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag	1 2 1 2 1 2		1 1 1 1 1 1		
ADDC ADDC ADDC SUBB	A,Rn A,direct A,@Ri A,#data A,Rn	Add i Add i Add i Add i Add i	ndirect i mmedia register i direct by ndirect i mmedia ract regi	RAM to te data to accur ite to A RAM to ite data ster to a	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag	1 2 1 2 1 2		1 1 1 1 1 1 1		
ADDC ADDC ADDC SUBB SUBB	A,Rn A,direct A,@Ri A,#data A,Rn A,direct	Add i Add i Add i Add i Subtr	ndirect i mmedia register direct by ndirect i mmedia ract regis	RAM to the data to accur the to A RAM to the data ster to a ct byte	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow	1 2 1 2 1 2 1 2 1 2		1 1 1 1 1 1 1 1		
ADDC ADDC ADDC SUBB SUBB SUBB	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri	Add i Add i Add i Add i Subtr Subtr	ndirect I mmedia register I direct by ndirect I mmedia ract regis ract direct ract indirect	RAM to ate data to accur te to A RAM to ate data ster to a ct byte	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow	1 2 1 2 1 2 1 2 1 2		1 1 1 1 1 1 1		
ADDC ADDC SUBB SUBB SUBB SUBB	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,direct A,@Ri A,#data	Add i Add o Add i Add i Subtr Subtr Subtr	ndirect I mmedia register i direct by ndirect I mmedia ract regionact direct ract indirect indirect indirect	RAM to ate data to accur te to A RAM to ate data ster to a ct byte rect RA aediate	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borrow	1 2 1 2 1 2 1 2 w 2		1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC SUBB SUBB SUBB SUBB SUBB	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A	Add i Add o Add i Add i Subtr Subtr Subtr Subtr	ndirect I mmedia register i direct by ndirect I mmedia ract regis ract direct ract indirect ment act	RAM to te data to accurate to A RAM to te data ster to a ct byte rect RA rediate cumula	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borrow	1 2 1 2 1 1 2 1 1 w 2 1 1		1 1 1 1 1 1 1 1 1 1		
ADDC ADDC SUBB SUBB SUBB SUBB INC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A	Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre	ndirect I mmedia register i direct by ndirect I mmedia ract regionact direct ract indirect indirect ment act ment regionact	RAM to ate data to accur ate to A RAM to ate data ster to a ct byte in rect RA aediate accumula gister	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borrot tor	1 2 1 2 1 2 1 2 w 2 1 1 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC SUBB SUBB SUBB SUBB INC INC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A Rn direct	Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre Incre	ndirect I mmedia register i direct by ndirect I mmedia ract regi ract dire ract indire ract imm ment ac ment dire	RAM to ate data to accur te to A RAM to ate data ster to a ct byte rect RAM rectiate accumular gister rect byte	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow data to A with carry borrow data to A with carry borrow	1 2 1 2 1 1 2 1 1 w 2 1 1		1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC SUBB SUBB SUBB SUBB INC INC INC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A A, @Ri A,#data A Rn direct @Ri	Add i Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre Incre Incre	ndirect I mmedia register i direct by ndirect I mmedia ract regis ract direct ract indirect imment act ment act ment direct imment indirect indirec	RAM to ate data to accur te to A RAM to ate data ster to a ct byte rect RA rediate accumula gister rect byte direct R	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borrow data M A With carry borrow accumulator with carry borrow data M A With carry borrow data M A With carry borrow data M A With carry borrow	1 2 1 2 1 2 2 1 1 w 2 1 1 2 1 1 2 1 1 2 1 1 2 1 1 1 2 2 1 1 1 2 2 1 1 1 1 2 2 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC SUBB SUBB SUBB SUBB INC INC INC INC DEC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A, Rn A,direct A,#data A Rn direct @Ri A	Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre Incre Incre Incre Deco	ndirect i mmedia register i direct by ndirect i mmedia ract regis ract direct ract indirect ment ac ment re- ment dir ment indirect ment ac	RAM to te data to accurate to A RAM to te data ster to a ct byte rect RAM rediate ccumula gister rect byte direct RAM	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borrow data M A With carry borrow accumulator with carry borrow data M A With carry borrow data M A With carry borrow data M A With carry borrow	1 2 1 2 1 2 2 1 1 2 2 1 1 1 1 2 2 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC SUBB SUBB SUBB SUBB INC INC INC INC DEC DEC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A, Rn A,direct A, Rn A, Rn A Hdata A Rn direct @Ri A Rn Rn	Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre Incre Incre Incre Decor	ndirect i mmedia register i direct by ndirect i mmedia ract regi- ract dire- ract indir- ract inment ac ment dir- ment dir- ment ac- ment ac- ment ac- ment ac-	RAM to accurate to A RAM to act byte act byte accumula gister accumula gister accumula gister accumula gister accumula accumula gister accumula acc	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borrow tor	1 2 1 2 1 2 2 1 1 2 2 1 1 1 2 2 1 1 1 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC ADDC SUBB SUBB SUBB INC INC INC DEC DEC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,#data A Rn direct @Ri A Rn direct	Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre Incre Incre Decor	ndirect i mmedia register i direct by ndirect i mmedia ract regis ract direct ract indirect ment ac ment re- ment direct ment ac ement ac ement ac	RAM to the data to account to a count to a count to a RAM to a count to a cou	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borrot tor  a AM ator	11 2 2 1 1 2 2 1 1 1 1 1 1 1 1 1 2 2 1 1 1 1 1 2 2 1 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 2 2 1 1 1 1 1 1 1 2 2 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC ADDC SUBB SUBB SUBB INC INC INC DEC DEC DEC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A Rn direct @Ri A	Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre Incre Incre Dean Dean Dean	ndirect it mmmedia indirect by side indirect region indirect indi	RAM to data to accur the to A A RAM to the data ster to a ct byte in rect RAI heciante in cocumula gister rect byty direct Rai necessations and processations and processation	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borro tor  a AM ator	11 22 11 12 22 11 11 11 11 12 11 11 11 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC ADDC SUBB SUBB SUBB INC INC INC INC DEC DEC DEC INC	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A Rn Adirect A Rn direct @Ri A Rn direct @Ri DPTR	Add i Add i Add i Add i Add i Add i Subtr Subtr Subtr Incre Incre Incre Decre Decre Decre Incre	ndirect is mmedial register in direct by ndirect is mmedial ract register ract indirect in ment accomment rement accomment rement accomment rement accomment rement accomment re	RAM to data to accurate to A RAM to the data ster to a ct byte in rect RA necessaria rect byte rect byte	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag secumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borro tor e AMM ator	1 1 2 2 1 1 1 2 2 1 1 1 1 1 1 2 2 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		
ADDC ADDC ADDC SUBB SUBB SUBB INC INC INC INC DEC DEC DEC INC MUL	A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A,Rn A,direct A,@Ri A,#data A Rn direct @Ri A	Add i Subtra Subtra Subtra Incre Incre Incre Incre Decor Decor Incre Multip	ndirect is mmedia register in direct by ndirect is mmedia ract register ract direct ract indirect ract br>ract ract	RAM to accurate to accurate to ARAM to accurate to ARAM to accurate to ARAM to the data ster to a cot byte in accumula gister rect byte direct RAM to accumulate accu	accumulator to accumulator mulator with carry flag with carry flag A with carry flag to A with carry flag accumulator with borrow to A with carry borrow M to A with carry borrow data to A with carry borro tor  a AM ator	11 22 11 12 22 11 11 11 11 12 11 11 11 1		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		

Decimal adjust accumulator

Clear accumulator

DA Α

CLR A

ΓŊ	/		wnem	onic	Description	вуте	Cycle	Mnemo	nic	Desc	ription	
			CPL	A	Complement accumulator	1	1	CJNE	A,#data,rel	Com	pare imn	ne
an		! D-t-	RL	A	Rotate accumulator left	1	1	CJNE	Rn,#data,rel	Com	pare imn	ne
		rnal Data er, status	RLC	A	Rotate accumulator left through carry	1	1	CJNE	@Rn,#data,rel	Com	pare imn	ne
10	or registe	er, status	RR	A	Rotate accumulator right	1	1	DJNZ	Rn,rel	Decr	ement re	gi
ed	indirectly	through	RRC	A	Rotate accumulator right through carry	1	1	DJNZ	direct,rel		ement di	
		_	SWAP	A .	Swap nibbles within the accumulator	1	1	NOP		No o	peration	_
			Logic	operations				Data tr	ansfer			_
			ANL	A.Rn	AND register to accumulator	1	1	MOV	A,Rn	Mous	e register	ti
	r. A branc ss space.	ch can be	ANL	A,direct	AND direct byte to accumulator	2	1	MOV	A,direct*)		e direct b	
		ranch will	ANL	A,@Ri	AND indirect RAM to accumulator	1	1	MOV	A,@Ri		e indirect	-
		st byte of		A,@Ri A.#data	AND immediate data to accumulator	2	1	MOV	A,#data		e immedi	
•		,	ANL	direct.A	AND accumulator to direct byte	2	1	MOV	Rn.A		e accumu	
d	by SJMF	and all	ANL	direct,#data	AND immediate data to direct byte	3	2	MOV	Rn,direct		e direct b	
a	tive to firs	st byte of	ORL		•	1	1	MOV				-
			ORL	A,Rn A,direct	OR register to accumulator	2	1	MOV	Rn,#data direct,A		e immedi	
H	Function F	Register.	ORL		OR direct byte to accumulator OR indirect RAM to accumulator	1	1		-		e accumu	
_				A,@Ri		_	_	MOV	direct,Rn		e register	
H	C O		ORL	A,#data	OR immediate data to accumulator	2	1	MOV	direct,direct		e direct b	•
t	0	V AC	ORL	direct,A	OR accumulator to direct byte	2	1	MOV	direct,@Ri		e indirect	
t	X		ORL	direct,#data	OR immediate data to direct byte	3	2	MOV	direct,#data		e immedi	
Ι	X		XRL	A,Rn	Exclusive OR register to accumulator	1	1	MOV	@Ri,A		e accumu	
+	X		XRL	A,direct	Exclusive OR direct byte to accumulator	2	1	MOV	@Ri,direct		e direct b	
╁	X	_	XRL	A,@Ri	Exclusive OR indirect RAM to accumulator	1	1	MOV	@Ri,#data		e immedi	
t	x		XRL	A,#data	Exclusive OR immediate data to accumulator	2	1	MOV	DPTR,#data16		data po	
İ	X		XRL	direct,A	Exclusive OR accumulator to direct byte	2	1		A,@A+DPTR		e code by	_
Ļ	C # 50	NW 13	XRL	direct,#data	Exclusive OR immediate data to direct byte	3	2		A,@A+PC		e code by	•
15	(i.e. the P	SW or bits	Boole	an variable mani	pulation			MOVX			e externa	
			CLR	С	Clear carry flag	1	1		A,@DPTR		e externa	
_			CLR	bit	Clear direct bit	2	1	MOVX	@Ri,A	Move	e A to ex	ter
	Byte	Cycle	SETB	С	Set carry flag	1	1		@DPTR,A		e A to ex	
_	•		SETB	bit	Set direct bit	2	1	PUSH			direct by	_
_	1	1	CPL	С	Complement carry flag	1	1	POP	direct	Pop	direct by	te
_	2	1	CPL	bit	Complement direct bit	2	1	XCH	A,Rn	Exch	nange reg	jis
_	1	1	ANL	C,bit	AND direct bit to carry flag	2	2	XCH	A,direct	Exch	nange din	ec
_	2	1	ANL	C,/bit	AND complement of direct bit to carry	2	2		A,@Ri	Exch	ange ind	lire
-	1	1	ORL	C.bit	OR direct bit to carry flag	2	2	XCHD	A,@Ri	Exch	ange lov	1-0
_	2	1	ORL	C,/bit	OR complement of direct bit to carry	2	2	*) MOV	A,ACC is not a v	alid in	struction	
-	1	1	MOV	C,bit	Move direct bit to carry flag	2	1					
_	2	1	MOV	bit,C	Move carry flag to direct bit	2	2	jne A,	#data,@		cine	P
_	1	1	Progr	am and machine				(jump	if A! = data)		•	
_	2	1		L addr11	Absolute subroutine call	2	2	je A, #	#data,@		add	7
_	1	1		L addr16	Long subroutine call	3	2	(jump	if A == data)		jz	0
ow	_	1		L addrio	•	1	2					_
UW	1	1	RET RETI		Return from subroutine Return from interrupt	1	2	ja, jnbe	A,#data,@		add	A
_	1	1	AJMP	addr11		2	2		if A > data)		jc	0
_	2	1			Absolute jump	_	2		A,#data,@		add	A
_	_	_	LJMP		Long jump	3			if A >= data)		jc	0
_	1	1	SJMP		Short jump (relative address)	2	2		A,#data,@		add	A
_	1	1	JMP	@A+DPTR	Jump indirect relative to the DPTR	1	2		if A < data)		jnc	0
_	1	1	JZ	rel	Jump if accumulator is zero	2	2		a A,#data,@		add	A
_	2	1	JNZ	rel	Jump if accumulator is not zero	2	2		if A <= data)		jnc	0
_	1	1	JC	rel	Jump if carry flag is set	2	2		A <,==,> #data		gine	A
_	1	2	JNC	rel	Jump if carry flag is not set	2	2	(no A	modification)	ne:	jc	ja
_	1	4	JB	bit,rel	Jump if bit is set	3	2			1102.	jnc	į
_	1	4	JNB	bit,rel	Jump if bit is not set	3	2			_		_
_	1	1	JBC	bit,rel	Jump if direct bit is set and clear bit	3	2					
	1	1	CINE	A direct rel	Compare direct bute to A and jump if not equal	2	2					

Compare direct byte to A and jump if not equal

2

Byte

Cycle

Mnemonic

Description

Compare immediate to A and jump if not equal

Compare immed, to reg, and jump if not equal

Compare immed. to ind. and jump if not equal

Decrement direct byte and jump in not zero

Decrement register and jump in not zero

Move register to accumulator

Move direct byte to register

Move register to direct byte

Move direct byte to direct byte

Move indirect RAM to direct byte

Move immediate data to direct byte

Move accumulator to indirect RAM Move direct byte to indirect RAM

Move immediate data to indirect RAM Load data pointer with a 16-bit constant

Move external RAM (8-bit addr.) to A Move external RAM (16-bit addr.) to A

Move A to external RAM (8-bit addr.) Move A to external RAM (16-bit addr.)

A,#data,@

A,#low(-data)

A,#low(-data)

A,#data,ne

is below

is\_above

A,#low(-data-1) or

A,#low,(-data) or

A,#low(-data-1) or

Push direct byte onto stack

Pop direct byte from stack Exchange register to accumulator Exchange direct byte to accumulator Exchange indirect RAM to accumulator Exchange low-order nibble indir. RAM with A

jnc @

@

Move code byte relative to DPTR to accumulator

Move code byte relative to PC to accumulator

Move immediate data to register Move accumulator to direct byte

Move direct byte to accumulator

Move indirect RAM to accumulator

Move immediate data to accumulator Move accumulator to register

Byte

2

2

2

2

3

3

2

Cycle

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

2

A,#(data),ne

A,#(data+1),ne

A,#(data),ne

A,#(data),ne

A,#(data+1),ne

@

execute code if A==data

jump if A>data or exec. code

jmp

gine

gine

cine

gine

; jump if A<data

ne: jnc

ne:

ne: jnc

ne:

ne:

or

Mnemonic

CJNE A,direct,rel

Description

## References

- Lecture Slides: Dr. Şule Gündüz Öğüdücü
- Lecture Slides: Dr. Erdem Matoğlu
- Lecture Slides: Dr. Feza Buzluca
- Lecture Slides: Dr. Bassel Soudan
- Lecture Slides: Dr. Gökhan İnce
- Lecture Slides: Dr. B.Berk Üstündağ