

FSM OF BCD COUNTER

LAB # 06



Spring 2021

CSE-308L Digital System Design Lab

Submitted by: **ASHIQ ULLAH**

Registration No.: **18PWCSE1695**

Class Section: **B**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

Student Signature: _____

Submitted to:

Engr. Madiha Sher

Wednesday, June 16, 2021

Department of Computer Systems Engineering

University of Engineering and Technology, Peshawar

OBJECTIVES:

This lab will enable students to:

- Code using Behavioral level modeling
- Implement FSM of BCD Counter

TASK:

Develop a Verilog model for the FSM of BCD Counter (0 – 9), which rolls over when it reaches 9 to 0.




Fig: BCD Counter FSM

CODE:

◆	Ln #	E:/6TH SEMESTER/
	1	module BCD_Counter(CLK, RST, OUT);
	2	input CLK, RST; //two 1-bit inputs
	3	output [3:0] OUT; //4-bit output
	4	reg [3:0] state, next_state;
	5	
	6	parameter [3:0] S0 = 4'b0000, S1 = 4'b0001, S2 = 4'b0010,
	7	S3 = 4'b0011, S4 = 4'b0100, S5 = 4'b0101,
	8	S6 = 4'b0110, S7 = 4'b0111, S8 = 4'b1000,
	9	S9 = 4'b1001;
	10	
	11	always @(posedge CLK) //Positive edge triggered
	12	state = next_state;
	13	
	14	always @(state or RST)
	15	if (RST) //if reset == 1
	16	state = 4'b0000;
	17	else
	18	case (state)
	19	S0: next_state = S1;
	20	S1: next_state = S2;
	21	S2: next_state = S3;
	22	S3: next_state = S4;
	23	S4: next_state = S5;
	24	S5: next_state = S6;
	25	S6: next_state = S7;
	26	S7: next_state = S8;
	27	S8: next_state = S9;
	28	S9: next_state = S0;
	29	endcase
	30	assign OUT = state; //assign state values to the output
	31	endmodule
	32	
	33	

TestBench:


◆	Ln #	
	1	module test_BCD;
	2	reg CLK, RST;
	3	wire [3:0] OUT;
	4	
	5	BCD_Counter C1(CLK, RST, OUT);
	6	
	7	always
	8	#4 CLK = ~CLK;
	9	
	10	initial
	11	begin
	12	\$display("RST D_OUTPUT B_OUTPUT");
	13	CLK = 0; RST = 0;
	14	\$monitor(" %b %d %b", RST, OUT, OUT);
	15	#3 RST = 1;
	16	#5 RST = 0;
	17	
	18	#200 \$finish;
	19	end
	20	endmodule

OUTPUTS

Truth Table:

run			
#	RST	D_OUTPUT	B_OUTPUT
#	0	x	xxxx
#	1	0	0000
#	0	0	0000
#	0	1	0001
#	0	2	0010
#	0	3	0011
#	0	4	0100
#	0	5	0101
#	0	6	0110
#	0	7	0111
#	0	8	1000
#	0	9	1001
#	0	0	0000
#	0	1	0001
#	0	2	0010
#	0	3	0011
#	0	4	0100
#	0	5	0101
#	0	6	0110
#	0	7	0111
#	0	8	1000
#	0	9	1001
#	0	0	0000
#	0	1	0001
#	0	2	0010
#	0	3	0011

Data Flow:



Wave Form:

