DSD LAB REPORT

LAB # 02



Spring 2021
CSE-308L Digital System Design Lab

Submitted by: ASHIQ ULLAH

 $Registration\ No.: \textbf{18PWCSE1695}$

Class Section: **B**

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Student Signature:

Submitted to:

Engr. Madiha Sher

April 24, 2021

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

OBJECTIVES:

- Learn top down and bottom up design methodologies
- Data flow level modeling

TASK01 (a):

Design 4-bit Ripple Carry Adder

- 1. First implement a Full adder using data gate level modeling.
- 2. Simulate the Full adder with a test bench.
- 3. Instantiate the Full adder four times and connect the circuit as shown.
- 4. Now again write a test bench and simulate the 4-bit RCA.

CODE:

Step1:

```
In #

1 module SUM(A, B, Cin, Sum);
2 input A,B,Cin;
3 output Sum;
4 xor g0(Sum, A, B, Cin);
5 endmodule
6
```

```
1 module CARRY(A, B, Cin, Cout);
2    input A,B,Cin;
3    output Cout;
4    wire cl,c2,c3;
5    and g0(cl, A, Cin);
6    and gl(c2, B, Cin);
7    and g2(c3, A, B);
8    or g3(Cout, cl, c2, c3);
9 endmodule
10
```

```
1 module FullAdder(A, B, Cin, Sum, Cout);
2    input A,B,Cin;
3    output Sum, Cout;
4
5    SUM S(A, B, Cin, Sum);
6    CARRY C(A, B, Cin, Cout);
7 endmodule
```

Step2:

TestBench:

```
• In #
                                                                                       E:/6TH SEMEST
   1 module testB FA;
   2
             reg A,B,Cin;
            wire Sum, Cout;
            FullAdder FA5(A, B, Cin, Sum, Cout);
   5
            initial
   6
             begin
                     $display("\tA\t|\tB\t|\tCin\t|\tCarry\t|\tSum");
                     A = 0; B = 0; Cin = 0;
   8
   9
                     #1 $monitor("\t%b\t|\t %b\t|\t %b \t|\t%b",A,B,Cin,Cout,Sum);
                     #5;
  10
  11
  12
                     A = 0; B = 0; Cin = 1;
  13
                     #5;
  14
                     A = 0; B = 1; Cin = 0;
  15
                     #5;
  16
  17
                     A = 0; B = 1; Cin = 1;
  18
                     #5;
                     A = 1; B = 0; Cin = 0;
  19
  20
                     #5;
  21
  22
                     A = 1; B = 0; Cin = 1;
  23
                     #5;
                     A = 1; B = 1; Cin = 0;
  24
  25
                     #5;
  26
                     A = 1; B = 1; Cin = 1;
  27
                     #5;
  28
             end
  29 endmodule
```

Step3:

```
🔷 | In #
   1 module RCA(A, B, S, Cout);
   2
             input [0:3] A, B;
   3
             output [0:3] S;
             output Cout;
   5
             wire [0:2] C;
   6
   7
             FullAdder FA1(A[0], B[0], 0, S[0], C[0]);
   8
             FullAdder FA2(A[1], B[1], C[0], S[1], C[1]);
   9
             FullAdder FA3(A[2], B[2], C[1], S[2], C[2]);
             FullAdder FA4(A[3], B[3], C[2], S[3], Cout);
  11 endmodule
  12
```

Step4:

TestBench:

```
E:/6TH SEMESTER/DSD LAB/Lab2/test_RCA.v
1 module testB_RCA;
2 re~ '-
              reg [3:0] A,B;
wire [3:0] S;
wire Cout;
              RCA RCAl(A, B, S, Cout);
              initial
              begin
                         11
13
15
16
                         A[3] = 0; A[2] = 1; A[1] = 1; A[0] = 0; B[3] = 1; B[2] = 1; B[1] = 0; B[0] = 0; \# S;
17
18
19
20
21
22
                         A[3] = 0; A[2] = 1; A[1] = 0; A[0] = 1; B[3] = 1; B[2] = 0; B[1] = 1; B[0] = 1;
24
25
                        A[3] = 0; A[2] = 0; A[1] = 1; A[0] = 1;
B[3] = 1; B[2] = 1; B[1] = 1; B[0] = 1;
26
27
28
29
30
                         A[3] = 0; A[2] = 0; A[1] = 0; A[0] = 1;
B[3] = 1; B[2] = 1; B[1] = 1; B[0] = 0;
31
32
                         A[3] = 0; A[2] = 1; A[1] = 1; A[0] = 1; B[3] = 1; B[2] = 0; B[1] = 1; B[0] = 0; #8;
33
34
35
36
              end
37 endmodule
38
```


OUTPUTS

FULL ADDER:


Truth Table:

```
# A|B|Cin|Carry|Sum
# 0| 0| 0 | 0 | 0
# 0| 0| 1 | 0 | 1
# 0| 1| 0 | 0 | 1
# 0| 1| 1 | 1 | 10
# 1| 0| 0 | 0 | 1
# 1| 0| 1 | 1 | 10
# 1| 1| 0 | 1 | 10
# 1| 1| 1 | 1 | 1
```

Circuit Design:



Wave Form:




RIPPLE CARRY ADDER:


Truth Table:

```
Decimal.
                                      Binary
Num1 | Num2 | Carry | Sum | Num1 | Num2 | Carry | Sum
   4 | 10 | 0 | 14 | 0100 | 1010 | 0 | 11110
               1 | 2 | 0110 | 1100 | 1
1 | 0 | 0101 | 1011 | 1
1 | 2 | 0011 | 1111 | 1
         12
                                                   10010
         11
                                                   10000
         15
             1 1
                                                  10010
                      15 | 0001 | 1110 | 0 | 1111
         14
                0
                       1 | 0111 | 1010 | 1
```

Circuit Design:



Wave Form:



TASK01 (b):

Design the 4-bit full adder using data flow level modeling.

Step1:

CODE:

```
🕨 | In #|
   1 module FA DFlow(A, B, Cin, Sum, Cout);
             input A, B, Cin;
   3
             output Sum, Cout;
   4
             wire cl,c2,c3;
   5
   6
             assign Sum=(A ^ B ^ Cin);
   7
             assign cl=(A & B);
   8
             assign c2=(A & Cin);
   9
             assign c3=(B & Cin);
  10
             assign Cout=(c1 | c2 | c3);
  11 endmodule
  12
```

Step2:

TestBench:

```
• In#
                                                                           E:/6TH SEMESTER/
   l module testB_FA_DFlow;
   2
           reg A, B, Cin;
   3
           wire Sum, Cout;
           FA_DFlow FA6(A, B, Cin, Sum, Cout);
           initial
   6
           begin
   7
                   $display("\tA\t|\tB\t|\tCin\t|\tCarry\t|\tSum");
   8
                  A = 0; B = 0; Cin = 0;
                   9
  10
                   #5;
  11
  12
                  A = 0; B = 0; Cin = 1;
  13
                  A = 0; B = 1; Cin = 0;
  14
  15
                   #5;
  16
  17
                  A = 0; B = 1; Cin = 1;
  18
                  A = 1; B = 0; Cin = 0;
  19
  20
  21
                  A = 1; B = 0; Cin = 1;
  22
  23
  24
                  A = 1; B = 1; Cin = 0;
  25
                   #5;
  26
                  A = 1; B = 1; Cin = 1;
  27
                   #5;
  28
  29 endmodule
```

Step3:

```
In #
   1 module RCA_D(A, B, S, Cout);
   2
             input [3:0] A, B;
   3
             output [3:0] S;
   4
             output Cout;
   5
             wire [2:0] C;
    6
   7
             FA_DFlow FA1(A[0], B[0], 1'b0, S[0], C[0]);
             FA_DFlow FA2(A[1], B[1], C[0], S[1], C[1]);
             FA DFlow FA3(A[2], B[2], C[1], S[2], C[2]);
   9
  10
             FA_DFlow FA4(A[3], B[3], C[2], S[3], Cout);
  11 endmodule
  12
```

Step4:

TestBench:

```
• In #
                                                                                                            E:/6TH SEMESTER/DSD LAB/Lab2/TestB_RPC_DFlow.v
    1 module testB_RCA_D;
2 reg [3:0] A
                 reg [3:0] A,B;
wire [3:0] S;
wire Cout;
    3
                 RCA_D RCAl(A, B, S, Cout);
                 initial
                           Binary");
                                                                                       | Binary");
Num1 | Num2 | Carry | Sum");
                           #5;
#1 $monitor(" %d | %d | %d
    13
                                                                                      | %d | %b | %b | %b",A,B,Cout,S,A,B,Cout,S);
    15
                           A[3] = 0; A[2] = 1; A[1] = 1; A[0] = 0;
B[3] = 1; B[2] = 1; B[1] = 0; B[0] = 0;
                            #5;
   19
20
                           A[3] = 0; A[2] = 1; A[1] = 0; A[0] = 1;
B[3] = 1; B[2] = 0; B[1] = 1; B[0] = 1;
   22
                           A[3] = 0; A[2] = 0; A[1] = 1; A[0] = 1;
B[3] = 1; B[2] = 1; B[1] = 1; B[0] = 1;
   24
                           A[3] = 0; A[2] = 0; A[1] = 0; A[0] = 1; B[3] = 1; B[2] = 1; B[1] = 1; B[0] = 0;
    29
    31
                           A[3] = 0; A[2] = 1; A[1] = 1; A[0] = 1;
B[3] = 1; B[2] = 0; B[1] = 1; B[0] = 0;
    33
    36
    37 endmodule
    38
```


OUTPUTS

Full Adder:

Truth Table:

```
# A | B | Cin | Carry | Sum
# 0 | 0 | 0 | 0 | 0
# 0 | 0 | 1 | 0 | 1
# 0 | 1 | 0 | 0 | 1
# 0 | 1 | 1 | 1 | 10
# 1 | 0 | 0 | 0 | 1
# 1 | 0 | 1 | 1 | 10
# 1 | 1 | 0 | 1 | 10
# 1 | 1 | 1 | 1 | 1
```

Circuit Design:



Wave Form:




Ripple Carry Adder:

Truth Table:

```
Decimal
                              Binary
Num1 | Num2 | Carry | Sum | Num1 | Num2 | Carry | Sum
      10 | 0 | 14 | 0100 | 1010 | 0
                                        11110
                  2 | 0110 | 1100 |
            1
                                        10010
               0 | 0101 | 1011 |
                                        10000
      11
            1
      15
          1 1
              | 2 | 0011 | 1111 | 1
                                        10010
   | 14 | 0 | 15 | 0001 | 1110 | 0
                                       | | 1111
      10 | 1 | 1 | 0111 | 1010 | 1
                                        | 0001
```

Circuit Design:



Wave Form:

