### **FSM Lock Counter**

Lab Report # 07



Spring 2020
CSE 308-L—Digital Systems Design--Lab

Submitted by: Muhammad Asif Ayub

Registration No: 17PWCSE1508

Class Section: A

"On my honor, as student of Engineering and Technology, I have neither given nor received unauthorized assistance of this academic work".

Submitted to:

Engr. Madiha Sher

Thursday, July 9, 2020<sup>th</sup>

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

# **FSM Lock Counter**

# **Question 1:-**

Build an electronic combination lock with reset button, two number buttons

(0 and 1), and an unlock output. The combination should be "01011".




Fig2: State Transition Diagram:

#### **Main Module:-**

```
1 module FSM UNLOCK COUNTER (clk, reset, data0, data1, dataout);
 3 input clk;
 4 input reset, data0, data1;
 5 reg [2:0]state;
 6 reg [2:0]next state;
 7 output dataout;
9 parameter RESET = 0, state 0 = 1,
             state_01 = 2, state_010 = 3,
              state 0101 = 4, state 01011 = 5;
11
13 initial
14 begin
          state <= RESET;
          next state <= RESET;</pre>
17 end
18
19 always @(posedge clk)
20 begin
          state <= next_state;
22 end
24 always @(posedge clk or state or reset or data0 or data1)
25 begin
            if(reset)
27
                     next_state <= RESET;</pre>
28
           else
29
                      case(state)
                       RESET: next state <= data0 ? state 0 : data1 ? RESET : next state;
31
                      state 0: next state <= data0 ? state 0 : data1 ? state 01 : next state;</pre>
                      state 01: next state <= data0 ? state 010 : data1 ? RESET : next state;
33
34
                      state 010: next state <= data0 ? state 0 : data1 ? state 0101 : next state;
                      state 0101: next state <= data0 ? state 010 : data1 ? state 01011 : next state;
                      state 01011: next state <= data0 ? state 0 : data1 ? RESET : next state;
37
                       default:
38
                             next state <= RESET;</pre>
39
               endcase
41 assign dataout = (next state == state 01011);
42 endmodule
```

#### **Top Module:-**

```
1 module FSM TOP;
3 reg clk, reset, data0, data1;
4 wire dataout;
6 FSM UNLOCK COUNTER DUT(clk, reset, data0, data1, dataout);
8 initial
9 begin
10
           clk=0;
11
           reset=1;
           data0 = 1;
12
13
           data1 = 0;
14
         #5 reset=0;
         #10 data0 = 0;
15
16
             data1 = 1;
17
         #20 data0 = 1;
18
             data1 = 0;
         #30 data0 = 0;
19
20
            data1 = 1;
21
         #200 $finish;
22 end
23 always
24 #10 clk = ~clk;
26 initial
27 $monitor($time,":\t data0 = %d \t data1 = %d \t dataout=%d", data0, data1, dataout);
29 endmodule
            # Compile of mainmodule.v was successful.
             # Compile of topmodule, v was successful.
            # 2 compiles, 0 failed with no errors.
             vsim work.FSM_TOP
             # vsim work.FSM_TOP
             # Loading work.FSM_TOP:
             # Loading work.FSM_UNLOCK_COUNTER
             run
             #
                           15: data0 = 0 data1 = 1 dataout=0
                          35: data0 = 1  data1 = 0  dataout=0
                          65: data0 = 0 | data1 = 1 | dataout=0
                          70: data0 = 0 data1 = 1 dataout=1
                          90: data0 = 0 | data1 = 1 | dataout=0
             # Compile of mainmodule, v was successful.
            # Compile of topmodule.v was successful.
             # 2 compiles, 0 failed with no errors.
                                                                      Page 3 of 3
             quit -sim
```