### INTRODUCTION TO XILINX ISE AND S3BOARD

### **LAB # 01**



Spring 2021
CSE-308L Digital System Design Lab

Submitted by: **ASHIQ ULLAH** 

 $Registration\ No.: \textbf{18PWCSE1695}$ 

Class Section: **B** 

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Student Signature:

Submitted to:

Engr. Madiha Sher

April 17, 2021

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

### **OBJECTIVES:**

Introduction to FPGA and Xilinx

#### **TASK01**:

Develop a program to control on Board LED using On board available switch.

### **CODE**:

```
• In #
    1 module buffer(A0,A1,A2,A3,A4,A5,A6,A7,O1,O2,O3,O4,O5,O6,O7,O8);
    2
              input A0, A1, A2, A3, A4, A5, A6, A7;
    3
              output 01,02,03,04,05,06,07,08;
    4
              buf b0(O1,A0);
    5
              buf bl(02,A1);
    6
              buf b2(03,A2);
    7
              buf b3(04,A3);
    8
              buf b4(05,A4);
    9
              buf b5(06,A5);
   10
              buf b6(07,A6);
   11
              buf b7(08,A7);
   12 endmodule
   13
```


#### TestBench:

```
• In#
                                                                                                              E:/6TH SEMESTER/DSD LAB/Lab1/Buffer_test.v
     1 module test_buff;
                 reg A0,A1,A2,A3,A4,A5,A6,A7;
                 wire 01,02,03,04,05,06,07,08;
                 buffer Bufl(A0,A1,A2,A3,A4,A5,A6,A7,O1,O2,O3,O4,O5,O6,O7,O8);
                 initial
                begin
                           $display(" Inputs |
A0 = 0; A1 = 0; A2 = 0; A3 = 0;
                           A4 = 0; A5 = 0; A6 = 0; A7 = 0;
                           #5:
                            A0 = 0; A1 = 1; A2 = 0; A3 = 1;
A4 = 0; A5 = 1; A6 = 0; A7 = 1;
   14
15
                           A0 = 0; A1 = 0; A2 = 1; A3 = 1;
A4 = 0; A5 = 0; A6 = 1; A7 = 1;
                           A0 = 1; A1 = 1; A2 = 0; A3 = 0; A4 = 1; A5 = 1; A6 = 0; A7 = 0;
                           #5;
                           A0 = 0; A1 = 0; A2 = 1; A3 = 1; A4 = 1; A5 = 1; A6 = 0; A7 = 0;
   27
28
                           A0 = 1; A1 = 1; A2 = 0; A3 = 0;
A4 = 0; A5 = 0; A6 = 1; A7 = 1;
                           #5:
    31
                           A0 = 1; A1 = 1; A2 = 1; A3 = 1; A4 = 0; A5 = 0; A6 = 0; A7 = 0;
   34
35
                           A0 = 0; A1 = 0; A2 = 0; A3 = 0;
A4 = 1; A5 = 1; A6 = 1; A7 = 1;
    39
                           A0 = 1; A1 = 1; A2 = 1; A3 = 1;
A4 = 1; A5 = 1; A6 = 1; A7 = 1;
                           #5:
   44 endmodule
45
```

## **OUTPUTS**

## **Truth Table:**

## **Circuit Design:**



### TASK02:

- a) Develop a program that implements a 2x1 multiplexer using gate level modeling.
  - i) Simulate the multiplexer with a test bench.

### **CODE**:

```
🔷 In #
   1 module mux_2tol(a,b,sel,f);
   2
            input a,b,sel;
   3
            output f;
             wire nsel, fl, f2;
   5
            not gl(nsel,sel);
            and g2(f1,a,nsel);
   7
             and g3(f2,b,sel);
             or g4(f,f1,f2);
   9 endmodule
  10
  11
```

#### **TestBench:**


```
♦ In #
                                                                                        E:/6TH SEN
    1 module test_2tol();
             reg a,b,sel;
    3
             wire f;
            mux_2tol M(a,b,sel,f);
             initial
            begin
    7
                      $display("A B SEL F");
    8
                      a=0;
    9
                      b=0;
   10
                      sel=0;
   11
                      $monitor ("%b %b %b",a,b,sel,f);
   12
                      #5;
                      a=0; b=0; sel=1;
  13
                      #5;
  14
  15
                      a=0; b=1; sel=0;
  16
  17
                      #5;
  18
                      a=0; b=1; sel=1;
  19
  20
                      #5;
  21
   22
                      a=1; b=0; sel=0;
   23
                      #5;
   24
  25
                      a=1; b=0; sel=1;
  26
                      #5;
  27
  28
                      a=1; b=1; sel=0;
  29
                      #5;
  30
                      a=1; b=1; sel=1;
  31
  32
                      #5;
  33
             end
  34 endmodule
```

## **OUTPUTS**


## **Truth Table:**

```
#ABSELF
#0000
#0010
#0100
#0111
#1001
#1010
#1101
#1111
```

# **Circuit Design:**



# Wave:



- b) Implement 4x1 mux using modelsim.
  - i) Simulate the multiplexer with a test bench.

### **CODE**:

```
🔷 | In #
   1 module mux_4tol(s1,s2,d3,d2,d1,d0,f);
              input s1, s2, d3, d2, d1, d0;
   3
             output f;
             wire nsl,ns2,a0,a1,a2,a3;
             not nl(nsl,sl);
   6
             not n2 (ns2, s2);
             and gl(a0, ns1, ns2, d0);
   7
             and g2(al,nsl,s2,d1);
   9
             and g3(a2,s1,ns2,d2);
  10
             and g4(a3,s1,s2,d3);
  11
             or ol(f,a0,a1,a2,a3);
  12 endmodule
```

### **TestBench:**

```
module test_4to1;

reg s1,s2,d3,d2,d1,d0;

wire f;

mux_4to1 multi(s1,s2,d3,d2,d1,d0,f);

initial

begin

$display("SEL1 SEL2 D3 D2 D1 D0 f");

$1=0;

$2=0;

$d3=0;d2=1;d1=0;d0=0;

#1 $display("%b %b %b %b %b %b %b",s1,s2,d3,d2,d1,d0,f);

#5;

$1=0;

$2=0;
```

```
d3=0;d2=1;d1=0;d0=1;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",\s1,\s2,\d3,\d2,\d1,\d0,f);
#5;
s1=0;
s2=0;
d3=0;d2=1;d1=1;d0=0;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",s1,s2,d3,d2,d1,d0,f);
#5;
s1=0;
s2=0;
d3=0;d2=1;d1=1;d0=1;
#1 $\display(\"\%b \%b \%b \%b \%b \%b \%b\",\s1,\s2,\d3,\d2,\d1,\d0,f);
#5;
s1=0;
s2=1;
d3=1;d2=0;d1=0;d0=0;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",\s1,\s2,\d3,\d2,\d1,\d0,f);
#5;
s1=0;
s2=1;
d3=1;d2=0;d1=0;d0=1;
#1 $\display(\"\%b \%b \%b \%b \%b \%b",\s1,\s2,\d3,\d2,\d1,\d0,f);
#5;
s1=0;
s2=1;
d3=1;d2=0;d1=1;d0=0;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",s1,s2,d3,d2,d1,d0,f);
#5;
```


```
s1=0;
s2=1;
d3=1;d2=0;d1=1;d0=1;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",\s1,\s2,\d3,\d2,\d1,\d0,f);
#5;
s1=1;
s2=0;
d3=1;d2=0;d1=1;d0=1;
#1 $display("%b %b %b %b %b %b %b",s1,s2,d3,d2,d1,d0,f);
#5;
s1=1;
s2=0;
d3=1;d2=0;d1=0;d0=0;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",s1,s2,d3,d2,d1,d0,f);
#5;
s1=1;
s2=0;
d3=1;d2=1;d1=0;d0=1;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",\s1,\s2,\d3,\d2,\d1,\d0,f);
#5;
s1=1;
s2=0;
d3=1;d2=1;d1=1;d0=0;
#1 $\display(\"\%b \%b \%b \%b \%b \%b\",\s1,\s2,\d3,\d2,\d1,\d0,f);
#5;
s1=1;
s2=1;
d3=0;d2=1;d1=0;d0=1;
```

```
#1 $display("%b %b %b %b %b %b",s1,s2,d3,d2,d1,d0,f);
#5;
s1=1;
s2=1;
d3=1;d2=1;d1=1;d0=0;
#1 $display("%b %b %b %b %b %b %b %b",s1,s2,d3,d2,d1,d0,f);
#5;
s1=1;
s2=1;
d3=1;d2=1;d1=1;d0=1;
#1 $display("%b %b %b %b %b %b %b %b",s1,s2,d3,d2,d1,d0,f);
#5;
end
endmodule
```

### **OUTPUTS**

### **Truth Table:**

# **Circuit Design:**



### Wave:

