

BEHAVIOURAL LEVEL MODELING

LAB # 05



Spring 2021

CSE-308L Digital System Design Lab

Submitted by: **ASHIQ ULLAH**

Registration No.: **18PWCSE1695**

Class Section: **B**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

Student Signature: _____

Submitted to:

Engr. Madiha Sher

May 23, 2021

Department of Computer Systems Engineering

University of Engineering and Technology, Peshawar

OBJECTIVES:

This lab will enable students to:

- Code using Behavioral level modeling
- Implement multiplexer and demultiplexer and decoder

TASK01:

Implementation of 8x1 multiplexer (using case)

CODE:

```
1 module mux_8to1(I, SEL, OUT);
2
3     input [7:0] I;
4     input [2:0] SEL;
5     output OUT;
6
7     parameter [2:0] A = 3'b000, B = 3'b001, C = 3'b010,
8                     D = 3'b011, E = 3'b100, F = 3'b101,
9                     G = 3'b110, H = 3'b111;
10
11     reg result;
12
13     always @ (*)
14         case (SEL)
15             A: result = I[0];
16             B: result = I[1];
17             C: result = I[2];
18             D: result = I[3];
19             E: result = I[4];
20             F: result = I[5];
21             G: result = I[6];
22             H: result = I[7];
23         endcase
24     assign OUT = result;
25 endmodule
```

TestBench:


◆	ln #	
	1	module test_mux;
	2	reg [7:0] I;
	3	reg [2:0] SEL;
	4	wire OUT;
	5	
	6	mux_8to1 M1(I, SEL, OUT);
	7	
	8	initial
	9	begin
	10	\$display("SEL INPUTS OUTPUT");
	11	I = 8'b00000001;
	12	SEL = 3'b000;
	13	\$monitor("%b %b %b", SEL, I, OUT);
	14	
	15	#5 I = 8'b00000010;
	16	SEL = 3'b001;
	17	
	18	#5 I = 8'b00000100;
	19	SEL = 3'b010;
	20	
	21	#5 I = 8'b00001000;
	22	SEL = 3'b011;
	23	
	24	#5 I = 8'b00010000;
	25	SEL = 3'b100;
	26	
	27	#5 I = 8'b00100000;
	28	SEL = 3'b101;
	29	
	30	#5 I = 8'b01000000;
	31	SEL = 3'b110;
	32	
	33	#5 I = 8'b10000000;
	34	SEL = 3'b111;
	35	end
	36	endmodule
	37	

OUTPUTS

Truth Table:

```
run
#SEL | INPUTS | OUTPUT
# 000 | 00000001 | 1
# 001 | 00000010 | 1
# 010 | 00000100 | 1
# 011 | 00001000 | 1
# 100 | 00010000 | 1
# 101 | 00100000 | 1
# 110 | 01000000 | 1
# 111 | 10000000 | 1
quit -sim
```

Data Flow:



Wave Form:



TASK02:

Implementation of 1x8 demultiplexer (using if/else)

CODE:

◆	Ln #	
	1	module demux_1to8(SEL, D, OUT);
	2	input [2:0] SEL;
	3	input D;
	4	output [7:0] OUT;
	5	parameter [2:0] A = 3'b000, B = 3'b001, C = 3'b010,
	6	D0 = 3'b011, E = 3'b100, F = 3'b101,
	7	G = 3'b110, H = 3'b111;
	8	reg [7:0] OUT;
	9	always @ (*)
	10	if (SEL == A) begin
	11	OUT = 8'b00000000;
	12	OUT[0] = D;
	13	end
	14	else if (SEL == B) begin
	15	OUT = 8'b00000000;
	16	OUT[1] = D;
	17	end
	18	else if (SEL == C) begin
	19	OUT = 8'b00000000;
	20	OUT[2] = D;
	21	end
	22	else if (SEL == D0) begin
	23	OUT = 8'b00000000;
	24	OUT[3] = D;
	25	end
	26	else if (SEL == E) begin
	27	OUT = 8'b00000000;
	28	OUT[4] = D;
	29	end
	30	else if (SEL == F) begin
	31	OUT = 8'b00000000;
	32	OUT[5] = D;
	33	end
	34	else if (SEL == G) begin
	35	OUT = 8'b00000000;
	36	OUT[6] = D;
	37	end
	38	else begin
	39	OUT = 8'b00000000;
	40	OUT[7] = D;
	41	end
	42	
	43	endmodule
	44	

TestBench:

◆	ln #	
	1	module test_demux;
	2	reg D;
	3	reg [2:0] SEL;
	4	wire [7:0] OUT;
	5	
	6	demux_1to8 M2(SEL, D, OUT);
	7	
	8	initial
	9	begin
	10	\$display("SEL D OUTPUTS");
	11	D = 1;
	12	SEL = 3'b000;
	13	\$monitor("%b %b %b", SEL, D, OUT);
	14	
	15	#5
	16	SEL = 3'b001;
	17	
	18	#5
	19	SEL = 3'b010;
	20	
	21	#5
	22	SEL = 3'b011;
	23	
	24	#5
	25	SEL = 3'b100;
	26	
	27	#5
	28	SEL = 3'b101;
	29	
	30	#5
	31	SEL = 3'b110;
	32	
	33	#5
	34	SEL = 3'b111;
	35	end
	36	endmodule
	37	
	38	

OUTPUTS


Truth Table:

```

turn
#SEL|D|OUTPUTS
#000|1|00000001
#001|1|00000010
#010|1|00000100
#011|1|00001000
#100|1|00010000
#101|1|00100000
#110|1|01000000
#111|1|10000000
quit -sim

```

Data Flow:



Wave Form:

TASK03:

Implementation of 3x8 decoder

CODE:

Ln #	
1	module decode(IN,D);
2	input [2:0] IN;
3	output [7:0] D;
4	parameter [2:0] A = 3'b000, B = 3'b001, C = 3'b010,
5	D0 = 3'b011, E = 3'b100, F = 3'b101,
6	G = 3'b110, H = 3'b111;
7	reg [7:0] D;
8	always @ (*)
9	case (IN)
10	A: begin
11	D = 8'b00000000;
12	D[0] = 1'b1;
13	end
14	B: begin
15	D = 8'b00000000;
16	D[1] = 1'b1;
17	end
18	C: begin
19	D = 8'b00000000;
20	D[2] = 1'b1;
21	end
22	D0: begin
23	D = 8'b00000000;
24	D[3] = 1'b1;
25	end
26	E: begin
27	D = 8'b00000000;
28	D[4] = 1'b1;
29	end
30	F: begin
31	D = 8'b00000000;
32	D[5] = 1'b1;
33	end
34	G: begin
35	D = 8'b00000000;
36	D[6] = 1'b1;
37	end
38	H: begin
39	D = 8'b00000000;
40	D[7] = 1'b1;
41	end
42	endcase
43	endmodule

TestBench:


◆	ln #	
	1	module test_decoder;
	2	
	3	reg [2:0] IN;
	4	wire [7:0] D;
	5	
	6	decode D1(IN,D);
	7	
	8	initial
	9	begin
	10	\$display("IN OUTPUTS");
	11	
	12	IN = 3'b000;
	13	\$monitor("%b %b", IN,D);
	14	
	15	#5
	16	IN = 3'b001;
	17	
	18	#5
	19	IN = 3'b010;
	20	
	21	#5
	22	IN = 3'b011;
	23	
	24	#5
	25	IN = 3'b100;
	26	
	27	#5
	28	IN = 3'b101;
	29	
	30	#5
	31	IN = 3'b110;
	32	
	33	#5
	34	IN = 3'b111;
	35	end
	36	endmodule
	37	

OUTPUTS

Truth Table:

```
run
# IN | OUTPUTS
# 000 | 00000001
# 001 | 00000010
# 010 | 00000100
# 011 | 00001000
# 100 | 00010000
# 101 | 00100000
# 110 | 01000000
# 111 | 10000000
```

Data Flow:



Wave Form:

