DSD LAB REPORT

LAB # 03



Spring 2021
CSE-308L Digital System Design Lab

Submitted by: ASHIQ ULLAH

Registration No.: 18PWCSE1695

Class Section: **B**

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Student Signature:

Submitted to:

Engr. Madiha Sher

May 1, 2021

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

OBJECTIVES:

This lab will enable students to:

- Learn top down and bottom up design methodologies
- Use seven segment display available on the S3board
- Data flow level modeling

TASK:

BCD to Seven Segment Decoder

CODE01 (Active Low):

```
🔷 In #
                                                                                      E:
   1 module BCD Segment(A, dp, Out);
   2
             input [0:3] A;
   3
             output [0:6] Out;
   4
             output dp;
   5
             assign Out[0] = (~A[0]&~A[1]&~A[2]&A[3]) | (A[1]&~A[2]&~A[3])
                                                         | (A[0]&A[2]) | (A[0]&A[1]);
   9
             assign \ Out[1] = (A[1]&A[2]&~A[3]) \ | \ (A[1]&~A[2]&A[3]) \ | \ (A[0]&A[2])
  10
                                                                      | (A[0]&A[1]);
  11
  12
             assign Out[2] = (A[1]&A[2]&A[3]) | (A[0]&A[2]) | (A[0]&A[1]);
  13
  14
             assign \ Out[3] = (A[1]&~A[2]&~A[3]) \ | \ (~A[0]&~A[1]&~A[2]&A[3])
  15
                              | (A[1]&A[2]&A[3]) | (A[0]&A[2]) | (A[0]&A[1]);
  16
  17
             assign Out[4] = A[3] | (A[1]&~A[2]) | (A[0]&A[2]) | (A[0]&A[1]);
  18
  19
             assign Out[5] = (~A[1]&A[2]) | (~A[0]&~A[1]&A[3]) | (A[0]&A[2])
  20
                                            | (A[0]&A[1]) | (A[2]&A[3]);
  21
  22
             assign Out[6] = (~A[0]&~A[1]&~A[2]) | (A[1]&A[2]&A[3])
  23
                                                   | (A[0]&A[2]) | (A[0]&A[1]);
  24
  25
             assign dp = \sim((A[0]&A[1]) | (A[0]&A[2]));
  26
  27 endmodule
```

- A [0] = Most Significant bit
- A [3] = Least Significant bit

TestBench:


```
🔷 In #
   1 module test_segment;
   2
             reg [0:3] A;
             wire [0:6] Out;
   3
   4
            wire dp;
             BCD Segment BCD(A, dp, Out);
   5
   6
             initial
   7
             begin
   8
                     $display ("Inputs | Outputs | dp");
   9
                     A = 4'b00000;
                     $monitor ("%b | %b", A, Out, dp);
  10
                     #5;
  11
                     A = 4'b0001;
  12
  13
                     #5;
  14
                     A = 4'b0010;
  15
                     #5;
                     A = 4'b0011;
  16
  17
                     #5;
                     A = 4'b0100;
  18
  19
                     #5;
  20
                     #5;
  21
                     A = 4'b0101;
  22
                     #5;
  23
                     A = 4'b0110;
                     #5;
  24
  25
                     A = 4'b0111;
  26
                     #5;
                     A = 4'b1000;
  27
  28
                     #5;
  29
                     A = 4'b1001;
  30
                     #5;
  31
                     A = 4'b1010;
  32
                     #5;
  33
                     A = 4'b1011;
  34
                     #5;
                     A = 4'b1100;
  35
  36
                     #5;
                     A = 4'b1101;
  37
  38
                     #5;
  39
                     A = 4'b1110;
                     #5;
  40
                    A = 4'b11111;
  41
  42
  43
             end
  44 endmodule
```

OUTPUTS

Truth Table:

```
[run
# Inputs | Outputs | dp
# 0000 | 0000001 | 1
# 0001
         | 1001111 | 1
# 0010
          0010010 | 1
# 0011
          0000110 | 1
         | 1001100 | 1
# 0100
# 0101
          0100100 | 1
# 0110
         | 0100000 | 1
# 0111
          0001111 | 1
#1000
          00000000 | 1
# 1001
          0000100 | 1
#1010
         | 1111111 | 0
#1011
         | 1111111 | 0
#1100
         | 11111111 | 0
# 1101
         | 11111111 | 0
#1110 | 11111111 | 0
#1111 | 11111111 | 0
```

Data Flow:



Wave Form:

/A	1111	(0010	(0011	(0100	(0101	(0110
/Out	11111111	(0010010	(0000110	(1001100	(0100100	(0100000
/dp	StO					

(0111	1000	1001	1010	1011	1100	1101	1110
(0001111	(0000000	0000100	1111111		1111111		

CODE02 (Perform in Lab):

```
🔷 | In #
   l module sev_seg (A, Out, Dp);
             input [3:0] A;
   3
             output [6:0] Out;
             output Dp;
   5
             assign {Dp,Out} = (A==4'b00000)?(8'b011111110):
                                  (A==4'b0001)?(8'b00110000):
   7
                                  (A==4'b0010)?(8'b01101101):
   8
                                  (A==4'b0011)?(8'b01111001):
   9
                                  (A==4'b0100)?(8'b00110011):
  10
                                  (A==4'b0101)?(8'b01011011):
  11
                                  (A==4'b0110)?(8'b01011111):
  12
                                  (A==4'b0111)?(8'b01110000):
                                  (A==4'b1000)?(8'b01111111):
  13
  14
                                  (A==4'b1001)?(8'b01111011):
  15
                                               (8'bl0000000);
  16 endmodule
```

TestBench:


```
• In #
    1 module test 7;
             reg [3:0] A;
             wire [6:0] Out;
    3
    4
             wire Dp;
    5
             sev seg BCD2(A, Out, Dp);
    6
             initial
    7
             begin
    8
                      $display ("Inputs | Outputs | Dp");
    9
                      A = 4'b00000;
   10
                      $monitor ("%b | %b",A,Out,Dp);
   11
                      #5;
   12
                      A = 4'b0001;
   13
                      #5;
   14
                      A = 4'b0010;
   15
                      #5;
                      A = 4'b0011;
   16
   17
                      #5;
                      A = 4'b0100;
   18
                      #5;
   19
   20
                      #5;
                     A = 4'b0101;
   21
   22
                      #5;
   23
                      A = 4'b0110;
   24
                      #5;
   25
                      A = 4'b0111;
                      #5;
   26
   27
                      A = 4'b1000;
   28
                      #5;
   29
                      A = 4'b1001;
   30
                      #5;
                      A = 4'b1010;
   31
   32
                      #5;
                      A = 4'b1011;
   33
   34
                      #5;
   35
                     A = 4'b1100;
   36
                      #5;
   37
                      A = 4'b1101;
                      #5;
   38
   39
                     A = 4'b1110;
   40
                     #5;
                     A = 4'b11111;
   41
   42
   43
             end
   44 endmodule
```

OUTPUTS

Truth Table:

```
# Inputs | Outputs | Dp
# 0000 | 11111110 | 0
# 0001
          0110000 | 0
# 0010
         | 1101101 | 0
# 0011
         | 1111001 | 0
# 0100
         0110011 | 0
# 0101
# 0110
# 0110
# 0111
         | 1011011 | 0
         | 1011111 | 0
         | 1110000 | 0
#1000
         | 1111111 | 0
# 1001
         | 1111011 | 0
#1010
           00000000 | 1
# 1011
           0000000 | 1
#1100
           0000000 | 1
# 1101
           0000000 | 1
#1110
           0000000 | 1
# 1111
         | 0000000 | 1
```

Data Flow:



Wave Form:

