BEHAVIOURAL LEVEL MODELING

LAB # 05



Spring 2021
CSE-308L Digital System Design Lab

Submitted by: **ASHIQ ULLAH**

Registration No.: 18PWCSE1695

Class Section: **B**

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Student Signature:

Submitted to:

Engr. Madiha Sher

May 23, 2021

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

OBJECTIVES:

This lab will enable students to:

- Code using Behavioral level modeling
- Implement multiplexer and demultiplexer and decoder

TASK01:

Implementation of 8x1 multiplexer (using case)

CODE:

```
▶ | In #|
   1 module mux_8tol(I, SEL, OUT);
   3
            input [7:0] I;
   4
            input [2:0] SEL;
            output OUT;
   5
   6
   7
            parameter [2:0] A = 3'b000, B = 3'b001, C = 3'b010,
                             D = 3'b011, E = 3'b100, F = 3'b101,
  8
                                     G = 3'b110, H = 3'b111;
  9
  10
            reg result;
 11
 12
             always @ (*)
  13
                     case (SEL)
 14
                             A: result = I[0];
 15
                             B: result = I[1];
 16
                             C: result = I[2];
 17
                             D: result = I[3];
 18
                             E: result = I[4];
 19
                             F: result = I[5];
 20
                             G: result = I[6];
 21
                             H: result = I[7];
 22
                     endcase
 23
             assign OUT = result;
  24 endmodule
```

TestBench:


```
🔷 In #
   1 module test_mux;
             reg [7:0] I;
   3
             reg [2:0] SEL;
   4
             wire OUT;
   5
   6
             mux 8tol M1(I, SEL, OUT);
   7
   8
             initial
   9
             begin
  10
                     $display("SEL | INPUTS | OUTPUT");
  11
                     I = 8'b00000001;
  12
                     SEL = 3'b000;
                      $monitor("%b | %b | %b", SEL, I, OUT);
  13
  14
                     #5 I = 8'b00000010;
  15
                     SEL = 3'b001;
  16
  17
  18
                     #5 I = 8'b00000100;
  19
                     SEL = 3'b010;
  20
  21
                     #5 I = 8'b00001000;
                     SEL = 3'b011;
  22
  23
                     #5 I = 8'b00010000;
  24
  25
                     SEL = 3'b100;
  26
  27
                     #5 I = 8'b00100000;
  28
                     SEL = 3'b101;
  29
  30
                     #5 I = 8'b01000000;
                     SEL = 3'b110;
  31
  32
                     #5 I = 8'b10000000;
  33
  34
                     SEL = 3'b111;
  35
             end
  36 endmodule
  37
```

OUTPUTS

Truth Table:

```
run
#SEL|INPUTS|OUTPUT
# 000 |00000001|1
# 001 |00000010|1
# 010 |00000100|1
# 011 |00001000|1
# 100 |00010000|1
# 110 |00100000|1
# 111 |10000000|1
# 111 |10000000|1
```

Data Flow:



Wave Form:



TASK02:

Implementation of 1x8 demultiplexer (using if/else)

CODE:

```
🔷 In #
   1 module demux 1to8(SEL, D, OUT);
             input [2:0] SEL;
   3
              input D;
   4
             output [7:0] OUT;
   5
             parameter [2:0] A = 3'b000, B = 3'b001, C = 3'b010,
   6
                              DO = 3'b011, E = 3'b100, F = 3'b101,
   7
                                       G = 3'b110, H = 3'b111;
   8
             reg [7:0] OUT;
   9
              always @ (*)
                      if (SEL == A) begin
  10
  11
                              OUT = 8'b00000000;
                              OUT[0] = D;
  12
  13
                      end
                      else if (SEL == B) begin
  14
  15
                              OUT = 8'b00000000;
                              OUT[1] = D;
  16
  17
                      end
                      else if (SEL == C) begin
  18
  19
                              OUT = 8'b00000000;
  20
                              OUT[2] = D;
  21
                      end
  22
                      else if (SEL == D0) begin
                              OUT = 8'b00000000;
  23
  24
                              OUT[3] = D;
  25
                      end
                      else if (SEL == E) begin
  26
                              OUT = 8'b00000000;
  27
  28
                              OUT[4] = D;
  29
                      end
  30
                      else if (SEL == F) begin
  31
                              OUT = 8'b00000000;
                              OUT[5] = D;
  32
  33
                      end
                      else if (SEL == G) begin
  34
  35
                              OUT = 8'b00000000;
  36
                              OUT[6] = D;
  37
                      end
  38
                      else begin
                              OUT = 8'b00000000;
  39
  40
                              OUT[7] = D;
  41
                      end
  42
  43 endmodule
  44
```

TestBench:


```
🔷 ln #
   1 module test_demux;
             reg D;
   3
             reg [2:0] SEL;
             wire [7:0] OUT;
   5
             demux 1to8 M2(SEL, D, OUT);
   6
   7
   8
             initial
   9
             begin
                      $display("SEL | D | OUTPUTS");
  10
  11
                      D = 1;
  12
                      SEL = 3'b0000;
  13
                      $monitor("%b | %b | %b", SEL, D, OUT);
  14
  15
                      #5
                      SEL = 3'b001;
  16
  17
  18
                      #5
                      SEL = 3'b010;
  19
  20
                      #5
  21
  22
                      SEL = 3'b011;
  23
                      #5
  24
                      SEL = 3'b100;
  25
  26
  27
                      #5
                      SEL = 3'b101;
  28
  29
  30
                      #5
  31
                      SEL = 3'b110;
  32
  33
                      #5
                      SEL = 3'b111;
  34
  35
             end
  36 endmodule
  37
  38
```

OUTPUTS


Truth Table:

```
# SEL | D | OUTPUTS
# 000 | 1 | 00000001
# 001 | 1 | 00000010
# 010 | 1 | 00000100
# 011 | 1 | 00001000
# 100 | 1 | 00010000
# 101 | 1 | 00100000
# 110 | 1 | 01000000
# 111 | 1 | 1 | 10000000
```

Data Flow:



Wave Form:



TASK03:

Implementation of 3x8 decoder

CODE:

```
🔷 In #
   1 module decode(IN,D);
             input [2:0] IN;
   3
              output [7:0] D;
   4
              parameter [2:0] A = 3'b000, B = 3'b001, C = 3'b010,
   5
                               D0 = 3'b011, E = 3'b100, F = 3'b101,
   6
                                        G = 3'b110, H = 3'b111;
   7
              reg [7:0] D;
   8
              always @ (*)
   9
                      case (IN)
  10
                               A: begin
  11
                                        D = 8'b000000000;
                                        D[0] = 1'b1;
  12
  13
                               end
  14
                               В:
  15
                               begin
  16
                                        D = 8'b000000000;
  17
                                        D[1] = 1'b1;
  18
                               end
  19
                               C: begin
  20
                                        D = 8'b000000000;
  21
                                        D[2] = 1'b1;
  22
                               end
  23
                               D0: begin
  24
                                        D = 8'b000000000;
  25
                                        D[3] = 1'b1;
  26
                               end
  27
                               E: begin
                                        D = 8'b00000000;
  28
  29
                                        D[4] = 1'b1;
  30
                               end
  31
                               F: begin
  32
                                        D = 8'b000000000;
  33
                                        D[5] = 1'b1;
  34
                               end
  35
                               G: begin
                                        D = 8'b000000000;
  36
  37
                                        D[6] = 1'b1;
  38
                               end
  39
                               H: begin
  40
                                        D = 8'b000000000;
  41
                                        D[7] = 1'b1;
  42
                               end
  43
                       endcase
  44
  45 endmodule
```

TestBench:


```
• In #
   1 module test_decoder;
   3
            reg [2:0] IN;
             wire [7:0] D;
   5
            decode D1(IN,D);
   6
   7
   8
             initial
   9
             begin
                     $display("IN | OUTPUTS");
  10
  11
  12
                     IN = 3'b0000;
                     $monitor("%b | %b",IN,D);
  13
  14
  15
                     #5
                     IN = 3'b001;
  16
  17
  18
                     #5
                     IN = 3'b010;
  19
  20
                     #5
  21
  22
                     IN = 3'b011;
  23
                     #5
  24
                     IN = 3'b100;
  25
  26
  27
                     #5
                     IN = 3'b101;
  28
  29
                     #5
  30
  31
                     IN = 3'b110;
  32
  33
                     #5
  34
                     IN = 3'b111;
  35
             end
  36 endmodule
  37
```

OUTPUTS

Truth Table:

```
# IN | OUTPUTS
# 000 | 00000001
# 001 | 00000010
# 010 | 00000100
# 011 | 00001000
# 100 | 00010000
# 101 | 00100000
# 110 | 01000000
# 111 | 10000000
```

Data Flow:



Wave Form:

