FSM OF BCD COUNTER

LAB # 06



Spring 2021
CSE-308L Digital System Design Lab

Submitted by: ASHIQ ULLAH

Registration No.: 18PWCSE1695

Class Section: **B**

"On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work."

Student Signature:	
--------------------	--

Submitted to:

Engr. Madiha Sher

Wednesday, June 16, 2021

Department of Computer Systems Engineering

University of Engineering and Technology, Peshawar

OBJECTIVES:

This lab will enable students to:

- Code using Behavioral level modeling
- Implement FSM of BCD Counter

TASK:

Develop a Verilog model for the FSM of BCD Counter (0-9), which rolls over when it reaches 9 to 0.




Fig: BCD Counter FSM

CODE:

```
• In #
                                                                                     E:/6TH SEMESTER/D
   1 module BCD Counter(CLK, RST, OUT);
   2
             input CLK, RST;
                                                              //two l-bit inputs
   3
             output [3:0] OUT;
                                                             //4-bit output
             reg [3:0] state, next_state;
   5
             parameter [3:0] S0 = 4'b0000, S1 = 4'b0001, S2 = 4'b0010,
                             S3 = 4'b0011, S4 = 4'b0100, S5 = 4'b0101,
   7
   8
                             S6 = 4'b0110, S7 = 4'b0111, S8 = 4'b1000,
                             S9 = 4'b1001;
   9
  10
  11
             always @(posedge CLK)
                                                             //Positive edge triggered
  12
                     state = next_state;
  13
  14
             always @(state or RST)
  15
                     if (RST)
                                                             //if reset == 1
                             state = 4'b00000;
  16
                     else
  17
  18
                             case (state)
  19
                                     S0:
                                            next state = S1;
  20
                                            next state = S2;
                                            next_state = S3;
                                     52:
  21
  22
                                     53:
                                             next state = S4;
                                             next_state = S5;
  23
                                     S4:
                                             next state = S6;
  24
                                     S5:
  25
                                     S6:
                                            next state = S7;
                                            next_state = S8;
                                     S7:
  26
  27
                                     S8:
                                             next state = S9;
                                             next_state = S0;
  28
                                     S9:
  30
             assign OUT = state;
                                                              //assign state values to the output
  31 endmodule
  32
  33
```

TestBench:


```
🔷 ln #
   1 module test_BCD;
   2
            reg CLK, RST;
   3
            wire [3:0] OUT;
   4
            BCD Counter Cl(CLK, RST, OUT);
   6
   7
            always
                    #4 CLK = ~CLK;
   8
   9
  10
            initial
  11
            begin
  12
                    $display("RST | D_OUTPUT | B_OUTPUT");
  13
                    CLK = 0; RST = 0;
  14
                    $monitor(" %b
                                               %d | %b",RST,OUT,OUT);
  15
                    #3 RST = 1;
  16
                    #5 RST = 0;
  17
                    #200 $finish;
  18
  19
            end
  20 endmodule
```

OUTPUTS

Truth Table:

Trur	,			
#RST D_OUTPUT B_OUTPUT				
ļ# '	0	×	8888	
l#	Ť	j ö i	0000	
#	Ó	j õ j	0000	
#	0	1 1	0001	
#	0	2	0010	
#	0	3	0011	
l# .	0	4	0100	
#	0	5	0101	
#	0	6	0110	
#	0	7	0111	
#	0	8	1000	
#	0	9	1001	
#	0	0	0000	
#	0	1	0001	
#	0	2	0010	
#	0] 3	0011	
#	0	4	0100	
#	0	5	0101	
#	0	6	0110	
#	0	7	0111	
#	0	8	1000	
#	0	9	1001	
#	0	1 2 3 4 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 0 1 2 3	0000	
#	0	1	0001	
#	0	2	0010	
#	0] 3	0011	
I				

Data Flow:



Wave Form:

