

DSD LAB REPORT

LAB # 03



Spring 2021

CSE-308L Digital System Design Lab

Submitted by: **ASHIQ ULLAH**

Registration No.: **18PWCSE1695**

Class Section: **B**

“On my honor, as student of University of Engineering and Technology, I have neither given nor received unauthorized assistance on this academic work.”

Student Signature: _____

Submitted to:

Engr. Madiha Sher

May 1, 2021

Department of Computer Systems Engineering
University of Engineering and Technology, Peshawar

OBJECTIVES:

This lab will enable students to:

- Learn top down and bottom up design methodologies
- Use seven segment display available on the S3board
- Data flow level modeling

TASK:

BCD to Seven Segment Decoder

CODE01 (Active Low):

```

1 module BCD_Segment(A, dp, Out);
2     input [0:3] A;
3     output [0:6] Out;
4     output dp;
5
6     assign Out[0] = (~A[0]&~A[1]&~A[2]&A[3]) | (A[1]&~A[2]&~A[3])
7                     | (A[0]&A[2]) | (A[0]&A[1]);
8
9     assign Out[1] = (A[1]&A[2]&~A[3]) | (A[1]&~A[2]&A[3]) | (A[0]&A[2])
10                    | (A[0]&A[1]);
11
12    assign Out[2] = (~A[1]&A[2]&~A[3]) | (A[0]&A[2]) | (A[0]&A[1]);
13
14    assign Out[3] = (A[1]&~A[2]&~A[3]) | (~A[0]&~A[1]&~A[2]&A[3])
15                    | (A[1]&A[2]&A[3]) | (A[0]&A[2]) | (A[0]&A[1]);
16
17    assign Out[4] = A[3] | (A[1]&~A[2]) | (A[0]&A[2]) | (A[0]&A[1]);
18
19    assign Out[5] = (~A[1]&A[2]) | (~A[0]&~A[1]&A[3]) | (A[0]&A[2])
20                    | (A[0]&A[1]) | (A[2]&A[3]);
21
22    assign Out[6] = (~A[0]&~A[1]&~A[2]) | (A[1]&A[2]&A[3])
23                    | (A[0]&A[2]) | (A[0]&A[1]);
24
25    assign dp = ~(A[0]&A[1] | A[0]&A[2]);
26
27 endmodule

```

- A [0] = Most Significant bit
- A [3] = Least Significant bit

TestBench:


◆	Ln #	
	1	module test_segment;
	2	reg [0:3] A;
	3	wire [0:6] Out;
	4	wire dp;
	5	BCD_Segment BCD(A, dp, Out);
	6	initial
	7	begin
	8	\$display ("Inputs Outputs dp");
	9	A = 4'b0000;
	10	\$monitor ("%b %b %b",A,Out,dp);
	11	#5;
	12	A = 4'b0001;
	13	#5;
	14	A = 4'b0010;
	15	#5;
	16	A = 4'b0011;
	17	#5;
	18	A = 4'b0100;
	19	#5;
	20	#5;
	21	A = 4'b0101;
	22	#5;
	23	A = 4'b0110;
	24	#5;
	25	A = 4'b0111;
	26	#5;
	27	A = 4'b1000;
	28	#5;
	29	A = 4'b1001;
	30	#5;
	31	A = 4'b1010;
	32	#5;
	33	A = 4'b1011;
	34	#5;
	35	A = 4'b1100;
	36	#5;
	37	A = 4'b1101;
	38	#5;
	39	A = 4'b1110;
	40	#5;
	41	A = 4'b1111;
	42	
	43	end
	44	endmodule

OUTPUTS

Truth Table:

run	# Inputs	Outputs	dp
# 0000		00000001	1
# 0001		10011111	1
# 0010		00100101	1
# 0011		00001110	1
# 0100		10011100	1
# 0101		01001100	1
# 0110		01000000	1
# 0111		00011111	1
# 1000		00000000	1
# 1001		00001100	1
# 1010		11111111	0
# 1011		11111111	0
# 1100		11111111	0
# 1101		11111111	0
# 1110		11111111	0
# 1111		11111111	0

Data Flow:



Wave Form:

/A	1111	0010	0011	0100		0101	0110
/Out	1111111	0010010	0000110	1001100		0100100	0100000
/dp	S0						

0111	1000	1001	1010	1011	1100	1101	1110
0001111	0000000	0000100	1111111		1111111		

CODE02 (Perform in Lab):

◆	ln #	
	1	module sev_seg (A, Out, Dp);
	2	input [3:0] A;
	3	output [6:0] Out;
	4	output Dp;
	5	assign {Dp, Out} = (A==4'b0000) ? (3'b01111110) :
	6	(A==4'b0001) ? (3'b00110000) :
	7	(A==4'b0010) ? (3'b01101101) :
	8	(A==4'b0011) ? (3'b01111001) :
	9	(A==4'b0100) ? (3'b00110011) :
	10	(A==4'b0101) ? (3'b01011011) :
	11	(A==4'b0110) ? (3'b01011111) :
	12	(A==4'b0111) ? (3'b01110000) :
	13	(A==4'b1000) ? (3'b01111111) :
	14	(A==4'b1001) ? (3'b01111011) :
	15	(3'b10000000) ;
	16	endmodule

TestBench:


◆	Ln #	
	1	module test_7;
	2	reg [3:0] A;
	3	wire [6:0] Out;
	4	wire Dp;
	5	sev_seg BCD2 (A, Out, Dp);
	6	initial
	7	begin
	8	\$display ("Inputs Outputs Dp");
	9	A = 4'b0000;
	10	\$monitor ("%b %b %b",A,Out,Dp);
	11	#5;
	12	A = 4'b0001;
	13	#5;
	14	A = 4'b0010;
	15	#5;
	16	A = 4'b0011;
	17	#5;
	18	A = 4'b0100;
	19	#5;
	20	#5;
	21	A = 4'b0101;
	22	#5;
	23	A = 4'b0110;
	24	#5;
	25	A = 4'b0111;
	26	#5;
	27	A = 4'b1000;
	28	#5;
	29	A = 4'b1001;
	30	#5;
	31	A = 4'b1010;
	32	#5;
	33	A = 4'b1011;
	34	#5;
	35	A = 4'b1100;
	36	#5;
	37	A = 4'b1101;
	38	#5;
	39	A = 4'b1110;
	40	#5;
	41	A = 4'b1111;
	42	
	43	end
	44	endmodule
	45	

OUTPUTS

Truth Table:

# Inputs	Outputs	Dp
# 0000	11111110	0
# 0001	01100000	0
# 0010	11011010	0
# 0011	11110010	0
# 0100	01100110	0
# 0101	10110110	0
# 0110	10111110	0
# 0111	11100000	0
# 1000	11111110	0
# 1001	11110110	0
# 1010	00000000	1
# 1011	00000000	1
# 1100	00000000	1
# 1101	00000000	1
# 1110	00000000	1
# 1111	00000000	1

Data Flow:



Wave Form:

/A	1111	0010	0011	0100		0101	0110
/Dut	00000000	1101101	1111001	0110011		1011011	1011111
/Dp	St1						

0111	1000	1001	1010	1011	1100	1101	1110
1110000	1111111	1111011	0000000				