

# Kalev Alpernas

Tel Aviv University  
School of Computer Science

kalevalp@tauex.tau.ac.il  
<http://cs.tau.ac.il/~kalevalp>  
<http://twitter.com/kalevalp>

## Research Interests

The intersection of Programming Languages and Serverless Computing:  
Serverless, cloud, distributed systems, networks, SDNs, NFVs; Verification, abstract interpretation, formal methods, runtime verification, model checking, IFC, logic.

## Education

|                        |   |
|------------------------|---|
| 2016–2021<br>(planned) | <b>Ph.D. Candidate in Computer Science, Tel Aviv University, Tel Aviv, Israel.</b><br>Advisor: Prof. Mooly Sagiv<br>Thesis: Correct and Secure Serverless Computing                           |
| 2014–2016              | <b>M.Sc. in Computer Science, Tel Aviv University, Tel Aviv, Israel.</b><br>GPA: 94.<br>Advisors: Prof. Mooly Sagiv and Dr. Sharon Shoham<br>Thesis: Safety Verification of Stateful Networks |
| 2007–2011              | <b>B.Sc. in Computer Science, Tel Aviv University, Tel Aviv, Israel.</b><br>GPA: 88.  |

## Publications

|      |  |
|------|--|
| 2021 | Cloud-Scale Runtime Verification of Serverless Applications. <b>Alpernas K.</b> , Panda A., Ryzhyk L., and Sagiv M. <i>ACM Symposium on Cloud Computing (SoCC)</i> , November 2021.  |
| 2020 | The wonderful wizard of LoC: paying attention to the man behind the curtain of lines-of-code metrics. <b>Alpernas K.</b> , Feldman Y., and Peleg H. <i>International Symposium on New Ideas, New Paradigms, and Reflections on Programming and Software (Onward!)</i> , November 2020.   |
| 2019 | Some Complexity Results for Stateful Network Verification. <b>Alpernas K.</b> , Panda A., Rabinovich A., Sagiv M., Shenker S., Shoham S., and Velner Y. <i>Formal Methods in System Design (FMSD)</i> , Volume 54, November 2019.  |
| 2018 | Secure Serverless Computing Using Dynamic Information Flow Control. <b>Alpernas K.</b> , Flanagan C., Fouladi S., Ryzhyk L., Sagiv M., Schmitz T., Winstein K. <i>Object-Oriented Programming, Systems, Languages and Applications (OOPSLA)</i> , November 2018.<br><br>Abstract Interpretation of Stateful Networks. <b>Alpernas K.</b> , Manevich R., Panda A., Sagiv M., Shenker S., Velner Y., and Shoham S. <i>Static Analysis Symposium (SAS)</i> , August 2018. |

- |      |  |
|------|--|
| 2016 | Some Complexity Results for Stateful Network Verification. Velner Y., <b>Alpernas K.</b> , Panda A., Rabinovich A., Sagiv M., Shenker S., and Shoham S. <i>Tools and Algorithms for the Construction and Analysis of Systems (TACAS)</i> , April 2016. |
|------|--|

## Invited Talks

- |      |   |
|------|---|
| 2020 | Correct and Secure Serverless Computing. <i>Presented at the Languages, Systems, and Data Seminar, UCSC.</i>  |
| 2017 | Modular Safety Verification for Stateful Networks. <i>Presented at the Israeli Networking Day.</i><br>Modular Safety Verification for Stateful Networks. <i>Presented at the Communications Systems Engineering seminar, BGU.</i> |
| 2016 | Some Complexity Results for Stateful Network Verification. <i>Presented at the Verification Day, TAU.</i>   |

## Teaching

### Tel Aviv University, Teaching Assistant

- |           |   |
|-----------|---|
| Fall 2019 | Techniques for Improving Software Productivity. |
| Fall 2016 | Techniques for Improving Software Productivity. |
| Fall 2016 | Computer Science Learning in the Community.     |

## Professional Experience

### VMware Research

- |      |  |
|------|--|
| 2018 | <b>Research Intern</b><br>Researched distributed run-time monitoring of cloud-native and serverless applications. Developed the Watchtower runtime monitoring project. |
| 2017 | <b>Research Intern</b><br>Researched applications of information flow control to serverless platforms. Developed the Trapeze IFC project.                              |

### Cadence Design Systems Inc.

- |           |  |
|-----------|--|
| 2014-2016 | <b>Lead Software Engineer</b><br>Perspec GUI Team<br>Sole developer on the team, in charge of all GUI aspects of an SoC and Firmware verification platform.  |
| 2012-2014 | <b>Lead Software Engineer</b><br>Incisive Debug Analyzer Debugger GUI Team<br>Worked on the development of a post-process HVL and HDL debugger. In charge of developing the debugger GUI, particularly aspects of multi-language and multi-domain integration. |
| 2010-2012 | <b>Software Engineer</b><br>IntelliGen Constraint Solver Team  |

|           |   |
|-----------|---|
| 2009-2010 | <p>Worked on the development of a constrained pseudo-random generator and constraint solver. In charge of developing a constraint-solver and generation debugger, and developing the compiler subsystem.</p> <p><b>Product Validation Engineer</b><br/> IntelliGen Constraint Solver Team<br/> Developed automated testing systems for validating the correctness of a constrained pseudo-random generator and constraint solver.</p> |
|-----------|---|

## Service

|                      |   |
|----------------------|---|
| External<br>Reviewer | FMCAD'16, POPL'17, CAV'18, VMCAI'19, POPL'20. |
|----------------------|---|

## Patents

|      |   |
|------|---|
| 2017 | US 9,792,402 Method and system for debugging a system on chip under test.         |
| 2016 | US 9,244,814 Enriched Log Viewer.   |
| 2015 | US 9,189,743 System, Method, and Computer Program Product for Constraint Solving. |