Intro til FPGA

Modul

```
module test ();
endmodule
```

Modul I/O

```
module test (
    input in,
    output out
);
    assign out = in;
endmodule
```

Modul I/O

```
module sum (
   input a,
   input b,
   output out
);
   assign out = a + b;
endmodule
```

Modul I/O

```
module sum (
   input a,
   input b,
   output out
);

wire result = a + b;
   assign out = result;
endmodule
```

Modul I/O bredde


```
module sum (
   input [7:0] a,
   input [7:0] b,
   output [8:0] out
);
   assign out = a + b;
endmodule
```

Submodul

```
// out = (a + b)^2
module squaredsum (
                                     module sum (
   input [7:0] a,
                                        input [7:0] a,
   input [7:0] b,
                                        input [7:0] b,
   output [14:0] out
                                        output [8:0] sum
);
                                     );
   wire [7:0] sum:
                                        assign sum = a + b;
   sum sum_mod (
                                     endmodule
      .a (a),
      .b (b),
                                     module multiply (
      .sum (sum)
                                        input [7:0] a,
   ):
                                        input [7:0] b,
                                        output [14:0] product
  multiply square_mod (
                                     );
              (sum),
      .a
      .b (sum),
                                        assign product = a * b;
      .product (out)
   );
                                     endmodulle
endmodule
```

```
module test (
   output [7:0] out
);

// Ikke tillatt
  wire count = count + 1;
  assign out = count;
endmodule
```



```
module test (
    output [7:0] out
);

reg [7:0] count = 0;
assign out = count;
endmodule
```

```
module test (
   output [7:0] out
);
   reg [7:0] count = 0;
   assign out = count;
   // Ikke tillatt
   assign count = count + 1;
endmodule
```

```
module test (
   input clk,
   output [7:0] out
);
   reg [7:0] count = 0;
   assign out = count;
   always @(posedge clk) begin
      count <= count + 1;</pre>
   end
endmodule
```

Sekvensiell logikk reset

```
module test (
  input clk,
   input rst_n,
  output [7:0] out
);
  reg [7:0] count = 0;
  assign out = count;
  always @(posedge clk or negedge rst_n) begin
     if (~rst_n) begin
        count <= 0:
     end else begin
        count <= count + 1;</pre>
     end
  end
```

Fibonacci

endmodule

```
module test (
   input clk,
   input rst_n,
  output [7:0] fib
);
  reg [7:0] a = 0;
  reg [7:0] b = 0;
   assign fib = b;
   always @(posedge clk or negedge rst_n) begin
     if (~rst_n) begin
        a <= 0;
        b <= 0;
     end else begin
        a <= b;
        b \le a + b;
     end
   end
```

Fibonacci blocking

```
module test (
   input clk,
   input rst_n,
  output [7:0] fib
);
  reg [7:0] tmp = 0;
  reg [7:0] a = 0;
  reg [7:0] b = 0;
   assign fib = b;
   always @(posedge clk or negedge rst_n) begin
     if (~rst_n) begin
        a <= 0:
        b <= 0;
     end else begin
        tmp = b;
        b = a + b;
        a = tmp;
     end
   end
```

Lengste sti

Saktere klokke

```
module top (
  input clk,
 output [7:0] out
);
   reg [7:0] ticks = 0;
               counter_clk = 0;
   reg
                                             module counter (
                                                input
                                                                 clk,
   counter counter_mod (
                                                output reg [7:0] count
      .clk (counter_clk),
                                             );
      .count (out)
   );
                                                always @(posedge clk) begin
                                                   count <= count + 1;</pre>
   always @(posedge clk) begin
                                                end
      if (ticks == 100) begin
         ticks <= 0:
                                             endmodule
         counter_clk <= ~counter_clk;</pre>
      end else begin
       ticks <= ticks + 1;</pre>
      end
   end
```

Konstanter

```
module test ();
    wire a = 4'b0101;
    wire b = 8'b11110000;
endmodule
```

Oppsett

- Klon repoet
- Installer iverilog
- VSCode plugin
 - ► Verilog-HDL/SystemVerilog/Bluespec SystemVerilog
 - Sett Settings->Verilog->Linting->Linter = iverilog
- Kjør sudo ./run.sh task1_led
 - Compilerer og flasher til FPGA

Oppgave 1

Få lysene til å blinke i et mønster.

F.eks.

- ► En teller
- ► En klokke
- ► Et fast mønster

Oppgave 2

FPGAen har fire seven-segment display. Bruk dette til å vise en teller i base 16.

Steg:

- ► Koble opp displayet og få det til å reagere
- Vis en teller på ett display
- Utvid telleren til hele displayet

Ekstra utfordring: tell i base 10.

I/O porter

Mappingen mellom de fysiske portene på FPGAen og navnene vi bruker i Verilog er definert av filen cu.pcf. Det er mulig å samle flere porter til en array, uavhengig av deres fysiske plassering.

- Finn signalet dere vil styre på diagrammet for Alchitry lo
- ► Spor signalet tilbake til en pin på B1A
- Finn tilsvarende pin på diagrammet for Alchitry Cu
- ► Spor signalet tilbake til en port på FPGAen