```
1
    -- Entity:
                    4 to 1 mux
    -- Written By: Kevin Brenneman Richard Lucas
 3
    -- Date Created: 8/27/15
 4
 5
    -- Description: 4 to 1 mux with 4 bits out
 6
 7
    -- Revision History (date, initials, description): 9/2/15, KB RL, Initial Build
8
    -- Dependencies:
9
    -- none
10
11
                      ______
12
    library IEEE;
13
    use IEEE.STD LOGIC 1164.ALL;
14
    -- Uncomment the following library declaration if using
15
    -- arithmetic functions with Signed or Unsigned values
16
17
    --use IEEE.NUMERIC STD.ALL;
18
19
    -- Uncomment the following library declaration if instantiating
20
    -- any Xilinx primitives in this code.
21
    --library UNISIM;
    --use UNISIM.VComponents.all;
22
23
24
    entity mux4to1 is
25
       Port (x0
                 : in STD LOGIC VECTOR(3 downto 0);
                     : in STD LOGIC VECTOR(3 downto 0);
26
2.7
                    : in STD LOGIC VECTOR(3 downto 0);
              x2
28
              xЗ
                     : in STD LOGIC VECTOR(3 downto 0);
29
                    : in STD LOGIC VECTOR(1 downto 0);
30
              y : out STD LOGIC VECTOR(3 downto 0));
31
    end mux4to1;
32
33
    architecture Structural of mux4tol is
34
35
    begin
36
    with sel select
37
38
      y <= x0 \text{ when "00",}
39
             x1 when "01",
             x2 when "10",
40
             x3 when "11",
41
42
             x0 when others;
43
44
45
   end Structural;
46
47
```