```
1
     -- Entity: lab02 top level
 2
 3 -- Written By: Kevin Brenneman Richard Lucas
     -- Date Created: 8/27/15
 4
    -- Description: top level to combine lab 1 with a 7 segment display
 5
 6
 7
     -- Revision History (date, initials, description): 9/2/15, KB RL, Initial Build
 8
     -- Dependencies:
9
10
     -- mux.vhd
     -- FullAdder.vhd
11
12
         rippe carry adder.vhd
1.3
    -- adderSubtractor 4bit.vhd
14
     -- hextosevseg.vhd
15
     -----
16
    library IEEE;
17
    use IEEE.STD LOGIC 1164.ALL;
18
19
    entity lab02 kjb5568 rj15336 is
     Port ( BTNU : in STD_LOGIC;
20
                         : in STD LOGIC;
21
                BTNC
                         : in STD LOGIC;
                BTND
22
                SWITCH : in STD_LOGIC_VECTOR(7 downto 0);
ANODE : out STD_LOGIC_VECTOR(7 downto 0);
23
24
                SEGMENT : out STD LOGIC VECTOR(0 to 6);
25
                LED : out STD LOGIC VECTOR(4 downto 0));
26
27
    end lab02 kjb5568 rj15336;
28
29
     architecture Behavioral of lab02 kjb5568 rj15336 is
30
31 component mux4tol is
       Port(x0 : in STD LOGIC VECTOR(3 downto 0);
32
                       : in STD LOGIC VECTOR(3 downto 0);
33
               x1
34
               x2
                       : in STD LOGIC VECTOR(3 downto 0);
35
                       : in STD LOGIC VECTOR(3 downto 0);
               xЗ
                       : in STD LOGIC VECTOR(1 downto 0);
36
               sel
                       : out STD LOGIC VECTOR(3 downto 0));
37
38
   end component;
39
40
     component hextosevenseg is
41
         Port( Hex : in STD LOGIC VECTOR(3 downto 0);
               Segment : out STD LOGIC VECTOR(0 to 6));
42
43
    end component;
44
45
    Component addersubtractor 4bit is
      Port( A : in STD LOGIC VECTOR (3 downto 0);
46
               B : in STD LOGIC VECTOR (3 downto 0);
47
                SUBTRACT : in STD LOGIC;
48
49
                OVERFLOW : out STD LOGIC;
50
                SUM : out STD LOGIC VECTOR (3 downto 0));
51
    end component;
52
53
    --internal signals
54 signal SEL : STD_LOGIC_VECTOR (1 downto 0);
55 signal mux_out : STD_LOGIC_VECTOR (3 downto 0);
56 signal sum_int : STD_LOGIC_VECTOR (3 downto 0);
57 signal overflow : STD_LOGIC;
```

```
58
     begin
59
60
     --implementation of lab 1 (4bit adder/subtractor)
61
62
     addersubtractor: addersubtractor 4bit port map (
63
           A \Rightarrow switch (7 downto 4),
           B \Rightarrow switch (3 downto 0),
64
65
           Subtract => BTND,
           Overflow => overflow,
66
67
           sum => sum int);
68
69
70
     --implementation of hex to seven seg
71
     hexto7: hextosevenseg port map (
           hex => mux out,
72
73
           segment => segment);
74
75
     --implementation of the 4:1 mux
76
     MUX: mux4to1 port map (
77
           x0 \Rightarrow sum int,
78
           x1 => sum int,
           x2 \Rightarrow switch(7 downto 4),
79
80
           x3 \Rightarrow switch(3 downto 0),
81
           sel => sel,
82
           y => mux out);
83
84
     --logic for sel signal (2 bits)
85
     sel <= "10" when (BTNC = '1') else
            "11" when (BTNU = '1') else
86
87
             "00";
88
89
     Anode <="111111110";
90
    LED (3 downto 0) <= sum int;
91
    LED(4) <= overflow;
92
     end Behavioral;
93
94
```