

Taxonomy Memory: Based on Read/Write or Volatility




University
March 28,
2022

- ▶ Read/Write Memories (RWM or RAM)
- ▶ Read only Memories (ROM)
- ▶ Volatile
- ▶ Non-volatile

Of RAM/ROMs: The *muddle* within

Monday
September 26,
2022

- ▶ Both could be RAMs
- ▶ Huh, how is that?



Read Only Memory (ROM)


- ▶ A PC uses it to hold BIOS both for system and I/O adapters
- ▶ Various forms:
 - Mask ROM
 - PROM
 - EPROM
 - EEPROM
- ▶ Non volatile

RAM (RWM)

- Flip-flop:


A circuit made out of logic gates that stores one-bit of information forms the basic building block of the RAM

NOR Gate: A Quick look



NOR GATE		
A	B	$(A+B)'$
0	0	1
0	1	0
1	0	0
1	1	0



SR – Flip-Flop (Cross-coupled NOR Gates)



NOR GATE		
A	B	$(A+B)'$
0	0	1
0	1	0
1	0	0
1	1	0

R	S	Q	Q'
1	0	0 (Reset)	1
0	0	0 (Older value)	1
0	1	1 (Set)	0
0	0	1	0
1	1	0/1 Confusing results for confusing inputs!	

SR – Flip-Flop (Cross-coupled NOR Gates)




Copyright
© 2017
2017

R	S	Q	Q'
1	0	0 (Reset)	1
0	0	0 (Older value)	1
0	1	1 (Set)	0
0	0	1	0
1	1	0/1 Confusing results for confusing inputs!	


RAM: One bit Storage

- ▶ Basis of each SRAM cell is an S-R latch
- ▶ Note that data goes to both S and R
- ▶ Select enables operation
- ▶ Read/write enables read or write, but not both




RAM: One bit Storage

- ▶ Basis of each SRAM cell is an S-R latch
- ▶ Note that data goes to both S and R
- ▶ Select enables operation
- ▶ Read/write enables read or write, but not both



RAM: One bit Storage


- ▶ Basis of each SRAM cell is an S-R latch
- ▶ Note that data goes to both S and R
- ▶ Select enables operation
- ▶ Read/write enables read ~~and~~ write, but not both



2-to-4 decoder RECAP

2 inputs and 2^2 outputs


S1	S0	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



2-to-4 decoder **RECAP**

2 inputs and 2^2 outputs

S1	S0	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




RAM (R/W Memory)

Address Bus

Control Bus

Data Input




° How many address bits would I need for 16 words?

RAM (R/W Memory)

Address Bus

Control Bus


How many address bits would I need for 16 words?



4x4 RAM

RAM


- ▶ Address inputs go into decoder
- ▶ Only one output active
- ▶ Word line selects a row of bits (word)
- ▶ Data passes through OR gate
- ▶ Each binary cell (BC) stores one bit
- ▶ Input data stored if Read/Write is 0
- ▶ Output data driven if Read/Write is 1



4x4 RAM

RAM


- ▶ Address inputs go into decoder
- ▶ Only one output active
- ▶ Word line selects a row of bits (word)
- ▶ Data passes through OR gate
- ▶ Each binary cell (BC) stores one bit
- ▶ Input data stored if Read/Write is 0
- ▶ Output data driven if Read/Write is 1



4x4 RAM

RAM


- ▶ Address inputs go into decoder
- ▶ Only one output active
- ▶ Word line selects a row of bits (word)
- ▶ Data passes through OR gate
- ▶ Each binary cell (BC) stores one bit
- ▶ Input data stored if Read/Write is 0
- ▶ Output data driven if Read/Write is 1



4x4 RAM



RAM Reading



4x4 RAM

Memory

► Typical →

Data input bus

Data output bus

Address


Read/Write control

Chip Select

Size: $m \times n$

where m = no. of words & n = bits/word

Chip Select or Enable line




Organizing Levels of Memory (STORAGE)



Storage	Almirah	Rack	Study Table
Capacity (books stored)	High	Medium	Small
Speed of Access	Slow	Medium	Fast
Transfers done in one stroke	Several Books	One book	Page

Levels of the Memory Hierarchy



Upper Level

15

Faster

Larger


Lower Level

Execution of some hypothetical Instructions

Address	Assembly Instructions	Comments
7H	ADD A, B	; Add content of register A with that of B and store it in A i.e. $[A] \leftarrow [A] + [B]$
8H	STA [C]	; Store contents of register A to the memory location whose address is contained in register C.

Address	Machine Language	Assembly Instructions
7H	34	ADD A, B
8H	57	STA [C]

Execution



Execution

7H ADD A, B
8H STA [C]


7H 34H
8H 57H

Memory

Address Data

...	...
7	34
8	57
9	26
...	...
10	...
...	...
...	...
...	...

CPU



Control Bus
READ

**Take a deep breath and exhale.
Sit calmly and
DO NOT TALK OR DISTURB ANYONE**

Bidding Farewell to Hardware for now!
Coming next at a Lecture Hall near you.

Sailing The Sea of Cs

Nota Bene:

Boarding will be allowed only from the
Starboard side.

Port side access is prohibited.

Naturally, no one will be allowed after the ship sets sail!
So be on time & board the ship well in advance!

