

Name: *Model Solution*

Roll No: *Maybe differt solution exist*

Write answer in the space provided. Draw diagram for FSM if asked. But no need to draw diagram of circuit instead write the "FINAL Boolean Functions" for the implementation.

Q1: [1+1+2+2 Marks] A *BC* flip-flop has four operations, no change, clear to 0, set to 1 and complement, when inputs *B* and *C* are 00, 01, 10 and 11 respectively. (a) Derive the characteristics equation for this *BC* Flip flop (b) Show how this *BC* flip-flop can be converted to a D-flip flop, (c) Draw FSM diagram for this flip flop, (d) How can you design this *BC* flip-flop given a D flip flop.


B	C	Q ⁺
0	0	Q
0	1	0
1	0	1
1	1	Q'

$$\begin{aligned}
 Q^+ &= \bar{B}\bar{C}Q + B\bar{C} + BC\bar{Q} \\
 &= \bar{B}\bar{C}Q + (B\bar{C}Q + B\bar{C}\bar{Q}) + BC\bar{Q} \\
 &= \bar{B}\bar{C}Q + B\bar{C} + BC\bar{Q} \\
 &= (\bar{B} + B)\bar{C}Q + B\bar{C} + BC\bar{Q} \\
 &= \bar{C}Q + B\bar{C} + BC\bar{Q} \\
 &= \bar{C}Q + B\bar{C} = \boxed{B\bar{Q} + C'Q}
 \end{aligned}$$

Same as JK FF

Set B=D, C=B'
Well result



$$\begin{aligned}
 Q^+ &= B\bar{Q} + \bar{C}Q \\
 &= D\bar{Q} + DQ \\
 &= D(\bar{Q} + Q) \\
 Q^+ &= D
 \end{aligned}$$



$$Q^+ = B\bar{Q} + C'Q$$

Diagram also fine

Q2: [2 Marks] Given the input wave form to a 3 bit PIPO register, write output (in binary) for both clock cycles. No partial marks will be awarded.



Q3: [4 marks] Design and implement a 3 bit grey code synchronous counter using D-FFs. The gray code sequence for 3 bit counter is as follows: 000, 001, 011, 010, 110, 111, 101 and 100.

	F ₂	F ₁	F ₀
000	0	0	1
001	0	1	1
010	1	1	0
011	0	1	0
100	0	0	0
101	1	0	0
110	1	1	1
111	1	0	1


$$\begin{aligned}
 F_1 &= \sum m(2, 5, 6, 7) = B\bar{C} + AC \\
 F_2 &= \sum m(1, 2, 3, 6) = B\bar{C} + \bar{A}C \\
 F_0 &= \sum m(0, 1, 6, 7) = \bar{A}\bar{B} + AB
 \end{aligned}$$

Base on Groupy

Model Solution

Q4: [2+2+2 Marks] Design a FSM (preferably Moore FSM) to generate the following 3 wave pulse trains given a simple alternating clock C as input. Implement that FSM controller using D-FFs. Write (a) the output functions in-terms of input and current states and also (b) write next state functions in-terms of input and current state.

Z1: 00101000 00101000 00101000....
Z2: 11011011 11011011 11011011....
Z3: 00110111 00110111 00110111....



	F1 F2 F3
000	001
001	010
010	011
011	100
100	101
101	110
110	111
111	000

$$NF_1 = \sum m(3, 4, 5, 6) = \bar{A}BC + A\bar{B}C + A\bar{B}\bar{C} + A\bar{B}C$$

$$NF_2 = \sum m(1, 2, 5, 6) = \bar{A}B\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C$$

$$NF_3 = \sum m(0, 2, 4, 6) = \bar{B}\bar{C} + B\bar{C}$$

output logic

	Z1	Z2	Z3
000	0	1	0
001	0	1	0
010	1	1	0
011	0	0	1
100	1	1	0
101	0	0	1
110	1	1	0
111	0	1	0

$$Z_1 = \sum m(2, 4) = \bar{A}BC + A\bar{B}C$$

$$Z_2 = \sum m(0, 1, 3, 4, 6, 7) = \bar{B}\bar{C} + \bar{A}C + BA$$

$$Z_3 = \sum m(2, 3, 5, 6, 7) = B + AC$$

NS Logic

$$Z_2 = \bar{B}\bar{C} + \bar{A}C + AB$$

	$\bar{B}\bar{C}$	$\bar{A}C$	AB
A			
B			
C			

	$\bar{B}\bar{C}$	$\bar{A}C$	AB
A			
B			
C			

	$\bar{B}\bar{C}$	$\bar{A}C$	AB
A			
B			
C			

	$\bar{B}\bar{C}$	$\bar{A}C$	AB
A			
B			
C			

Q5: [2 Marks] Re-implement FSM of Question 4 design using concepts from Question 3 (Gray code). And write the observations between previous implementation and current implementation.

Associate output $Z_1 Z_2 Z_3$ to sequence of state

000, 001, 0

remap to Binary sequence

Gray Sequence

DFS =

$Z_1 Z_2 Z_3$

Gray Sequence	Z_1	Z_2	Z_3
000	0	1	0
001	0	1	0
011	1	0	1
010	0	1	1
110	1	1	0
111	0	0	1
101	0	1	1
100	0	1	1

	Z_1	Z_2	Z_3
000	0	1	0
001	0	1	0
010	0	1	1
011	1	0	1
100	0	1	1
101	0	1	1
110	1	1	0
111	0	0	1

$$Z_1 = \sum m(3, 6) = \bar{A}BC + A\bar{B}C$$

$$Z_2 = \sum m(0, 1, 2, 4, 5, 6) = \bar{B} + \bar{C} + \bar{B} + \bar{C}$$

$$Z_3 = \sum m(2, 3, 4, 5, 7) = BC + AB + \bar{A}B$$

output logic for Z_2 is simpler