


gate
propagation
delay


Combinational logic \rightarrow Input & Propagation delay
Sample-reading.

slowest path-critical path.

frequency depends
on this.




\rightarrow Output depend on input and prev o/p \rightarrow State.



gates reinforce outputs always

Load	Remember	Store
close	open	new
open	close	new Retain




NOR input = 0 \rightarrow inverter
input = 1 \rightarrow output = 0



S	R	Q	\bar{Q}
0	0	store-old.	
1	0	1	0
0	1	0	1
1	1	0	0

\rightarrow Not as per
Specification
forbidden
Input
Combination

Time diagram R-S latch



State diagram




$Q(t)$	00	01	11	10
0	1		X	1
1			X	1

$$Q(t+\Delta t) = S + R'Q(t)$$



S	R	$Q(t)$	$Q(t+\Delta t)$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X

$$Q(t + \Delta t) = S + \bar{R}Q(t) \quad \text{Characteristic equation SR latch}$$





\bar{en} - active low
 \bar{en} - asserted = 1

$en=1 \Rightarrow \bar{en}=0 \Rightarrow \text{load}$
 $en=0 \Rightarrow \bar{en}=1 \Rightarrow \text{hold}$




Duty cycle = % time
 ck effective

Combine
 Logic
 block




need not be
 Stable
 input

Synchronous ckt



compute \rightarrow slowest path
 decides its duration
 no clock - not synchronous




might over-write values during connecting latches

Soln ① long delay

② change clk signal to second latch

Always alternate clks may not be possible




Master

Slave

Sample output


Master slave negative edge

edge-triggered, latch



$$Q_{n+1} = D$$

\Rightarrow 10 gates
(D-flipflop)




$$Q^{t+\Delta t} = J\bar{Q}^t + KQ^t$$

J-K flip flop
-ve edge-triggered

$$Q^{t+\Delta t} = S + R'Q^t = J\bar{Q} + KQ \cdot Q$$

Q	J	K	Q ^{t+Δt}	
0	0	0	Q	hold
0	1	0	0	Reset
1	0	1	1	Set
1	1	1	\bar{Q}	Toggle

D flip flop (6 gates)



CK = 1


gt 2,3 \Rightarrow o/p = 0 hold

gt 1,4 \Rightarrow inv
Sample D

CK = 0


gt 2,3 \Rightarrow inv w/ D
given to RS
 $\Rightarrow Q \bar{Q} = D$

CK = 0
gate 1 \rightarrow o/p = 0
gate 4 \rightarrow o/p = D
No prob if D ch





→ setup-time T_{su} is the min. time interval immediately preceding the active clock transition during which the inputs must be maintained stably to be validly recognised.


→ hold-time T_H is the min. time interval after active clock transition during which input must be stable.



level-sensitive → latch



classmate



$T_{PD} \rightarrow D \gg Q$ 1-3.6ns

$T_{PD} \rightarrow D \gg Q$ 1-3.3ns
ck

(3.6)




$Q(f/f) \rightarrow$



$Q(latch) \rightarrow$

sync - no preset




async - prest



PR	CL
0	1
1	0




Shift Register



SHR →

	Q_0	Q_1	Q_2	Q_3
ext-in	1	0	0	0
Serial - ext-in	0	1	0	0
$D_0 D_1 D_2 D_3$ - Parallel in	0	0	1	0
Parallel output - $Q_0 Q_1 Q_2 Q_3$	0	0	0	1
	0	0	0	0

ext-in 0001
 Shift Right
 in Serial - ext-in
 $D_0 D_1 D_2 D_3$ - Parallel in
 Parallel output - $Q_0 Q_1 Q_2 Q_3$



S_0	S_1	function
0	0	Hold
0	1	Shift right inp.
1	0	Load
1	1	Shift left inp.

Universal shift register.


Synchronous clear

Counters

- Shift register counter
- Ripple counter
- Synchronous counter

Counter is seq. of binary numbers.

1. Shift register counter



1000 → 8
 1100
 1110
 1111
 0111
 0011
 0001
 0000

1000
 0100
 0010
 0001

without not gate

If inverter is connected after Q_3 .

0000 · 0001
 1000 · 00

1100 · 8 states
 1110 ·

1111 ·

0111 ·

0011 ·

classmate



4-bit up counter

1010 $\rightarrow 8$
 1101
 0110
 1011
 0101
 0010
 1001
 0100
 +0

Q_3	Q_2	Q_1	Q_0	
0	0	0	0	no ch
0	0	0	1	
0	0	1	0	ch
0	0	1	1	
0	1	0	0	

Q_0 1 \rightarrow 0 \Rightarrow Toggle Q_1
 -ve edge triggered
 \rightarrow If we have positive edge triggered ff, then connect \bar{Q}_0 as clock to next ff

Ripple counter



with J-K flip-flop both J, K 1,1

	Positive edge triggered	Negative edge
up ctr	\bar{Q}_i	Q_i
down ctr	Q_i	\bar{Q}_i

Decade up counter

$0 \rightarrow 1 \rightarrow \dots \rightarrow 9$

$Q_3 \quad Q_2 \quad Q_1 \quad Q_0$

1 0 0 1

1 0 1 0


$Q_3 Q_1 \rightarrow \text{CLR}$

OR $C_0 = C_1 = C_2 = C_3 = Q_3 Q_1$

both \nearrow
up & down
counters

$P_3 = P_2 = P_1 = P_0 = 0$

Excess-3 up counter

$\nabla \quad 3 \rightarrow 12$


13 = 1101
 $Q_3 Q_2 Q_1 Q_0$


Q_1 - don't
care

$P_0 = P_1 = C_3 = C_2 = Q_3 Q_2 Q_0$

$3 \rightarrow 0011$

$C_0 = C_1 = P_3 = P_2 = 0$

Excess-3 down counter

$12 \rightarrow 3$


$2 = 0010 \rightarrow 1100 = 12$
 $Q_3 Q_2 Q_1 Q_0$

$P_3 = P_2 = C_1 = C_0 = \overline{Q_3} \overline{Q_2} Q_1 \overline{Q_0}$

$C_3 = C_2 = P_1 = P_0 = 0$