## Taxonomy Memory: Based on Read/Write or Volatility




- Read/Write Memories (RWM or RAM)
- Read only Memories (ROM)
- ▶ Volatile
- ▶ Non-volatile

# Of RAM/ROMs: The muddle within

Manual Ma

▶ Both could be RAMs

▶ Huh, how is that?



#### Read Only Memory (ROM)

- 0
- A PC uses it to hold BIOS both for system and I/O adapters
- ▶ Various forms:

Mask ROM

PROM

**EPROM** 

EEPROM

Non volatile


# RAM (RWM)

▶ Flip-flop:

A circuit made out of logic gates that stores one-bit of information forms the basic building block of the RAM




# NOR Gate: A Quick look



NOR GATE				
A	В	(A+B)		
0	0	1		
0	1	0		
1	0	0		
1	1	0		

## SR – Flip-Flop (Cross-coupled NOR Gates)





NOR GATE			
A	В	(A+B)	
0	0	1	
0	1	0	
1	0	0	
1	1	0	

A STATE OF

R	5	Q	Q'
T	0	0 (Reset)	1
0	0	0 (Older value)	1
0	1	T (Set)	0
0	0	1	0
1	1	0/1 Confusing results for confusing inputs!	

# SR – Flip-Flop (Cross-coupled NOR Gates)






R	S	Q	Q'
1	0	O (Reset)	7
0	0	0 (Older value)	1
0	1	1 (Set)	0
0	0	1	0
1	1	0/1 Confusing results for confusing inputs!	

## RAM: One bit Storage


- ▶ Basis of each SRAM cell is an S-R latch
- ▶Note that data goes to both S and R
- ▶ Select enables operation
- ▶Read/write enables read write, but not both



No. of Street, or other Persons and Street, o

# RAM: One bit Storage


- ▶ Basis of each SRAM cell is an S-R latch
- ▶Note that data goes to both \$ and R
- Select enables operation
- write, but not both Read/write enables read



# RAM: One bit Storage

- ▶ Basis of each SRAM cell is an S-R latch
- Note that data goes to both S and R
- > Select enables operation
- ▶Read/write enables read write, but not both






#### 2-to-4 decoder

#### 2 inputs and 2<sup>2</sup> outputs


\$1	SO	Q 3	Q <sub>2</sub>	Qı	Q <sub>0</sub>
	0	0	0	0	1
0	1	0	0	1	0
1		1	0	0	0



#### 2-to-4 decoder

### 2 inputs and 2<sup>2</sup> outputs

S1	SO	Q	Qı	Qı	G <sub>0</sub>
0	0	0	0	0	T.
0	1	0	0	1	0
			0	0	0



RAM (R/W Memory)


Data input

-

Address Bus


Control Bus

On the second of the second




4x4 RAM

Data output



#### RAM


- ► Address inputs go into decoder
  - ▶ Only one output active
- ▶ Word line selects a row of bits (word)
- ▶ Data passes through OR gate
- Each binary cell (BC) stores one bit
- ▶ Input data stored if Read/Write is 0
- Output data driven if Read/Write is 1



4x4 RAM

#### RAM


- Address inputs go into decoder
  - ▶Only one output active
- Word line selects a row of bits (word)
- Data passes through OR gate
- ▶ Each binary cell (BC) stores one bit
- ▶ Input data stored if Read/Write is 0
- Output data driven if Read/Write is 1



#### RAM


- Address inputs go into decoder
  - ▶Only one output active
- Word line selects a row of bits (word)
- Data passes through OR gate
- Each binary cell (BC) stores one bit
- Input data stored if Read/Write is 0

Output data driven if Read/Write is 1




4x4 RAM

# **RAM Reading**



Output data

# **RAM Reading**



4x4 RAM

#### Memory

Chip Select or Enable line

▶ Typical →

Data input bus

Data output bus


Address

Read/Write control

Chip Select

Size: m x n

where m = no. of words & n = bits/word




Organizing Levels of Memory (STORAGE)



Storage	Almirah	Ráck	Study Table
Capacity (books stored)	High	Medium	Small
Speed of Access	Slow	Medium	Fast
Transfers done in	Several Books	One book	Page

Shivashankar B N

# Levels of the Memory Hierarchy



Upper Level 15 Faster Larger **↓** 


Shiveshanker & New CS101-2021


## Execution of some hypothetical Instructions

Address	Assembly Instructions	Comments
7H	ADD A, B	Add content of register A with that of B and store it in A i.e. [A] ← [A] + [B]
8H	STA [C]	Store contents of register A to the memory location whose address is contained in register C.

Address	Machine Language	Assembly Instructions
7H	34	ADD A. B
8H	57	STA [C]

#### Execution





Take a deep breath and exhale.
Sit calmly and
DO NOT TALK OR DISTURB ANYONE

Bidding Farewell to Hardware for now! Coming next at a Lecture Hall near you.

# Sailing The Sea of Cs

Nota Bene:
Boarding will be allowed only from the
Starboard side.

Naturally, no one will be allowed after the ship sets sail!

So be on time & board the ship well in advance!

