



Creating Your Own IP in Vivado

Step 1. Create your own vivado project in Verilog or VHDL by selecting the desired Board in the Boards/Parts section.


Step2. Tools > Create and Package new IP




Step 3. Select AXI Peripherals




Step 4. Name your IP




Step 5. Select Required number of Registers and their size




Step 6. Edit IP



Step 7. Add all the design sources of your original Vivado project



Step 8. Open the inner file of the Top File



Step 9. Scroll down and instantiate your own vivado project with relevant slave registers and assign new wired vector datatype to the output variable.

```

507:         4'hE : reg_data_out <= slv_reg14;
508:         4'hF : reg_data_out <= slv_reg15;
509:         default : reg_data_out <= 0;
510:     endcase
511: end
512:
513: // Output register or memory read data
514: always @(posedge S_AXI_ACLK )
515: begin
516:     if ( S_AXI_ARESETN == 1'b0 )
517:     begin
518:         axi_rdata <= 0;
519:     end
520:     else
521:     begin
522:         // When there is a valid read address (S_AXI_ARVALID) with
523:         // acceptance of read address by the slave (axi_arready),
524:         // output the read data
525:         if (slv_reg_rden)
526:         begin
527:             axi_rdata <= reg_data_out;    // register read data
528:         end
529:     end
530: end
531:
532: // Add user logic here
533: RES UIF0 (.in({slv_reg3, slv_reg2, slv_reg1, slv_reg0}), .key128({slv_reg7, slv_reg6, slv_reg5, slv_reg4}), .encrypted128(data_out));
534: // User logic ends
535:
536: endmodule

```

```

113     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg6;
114     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg7;
115     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg8;
116     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg9;
117     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg10;
118     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg11;
119     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg12;
120     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg13;
121     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg14;
122     reg [C_S_AXI_DATA_WIDTH-1:0]    slv_reg15;
123     wire      slv_reg_rden;
124     wire      slv_reg_wren;
125     reg [C_S_AXI_DATA_WIDTH-1:0]    reg_data_out;
126     integer   byte_index;
127     reg  aw_en;
128     wire [127:0] data_out;
129
130     // I/O Connections assignments
131
132     assign S_AXI_AWREADY  = axi_awready;
133     assign S_AXI_WREADY  = axi_wready;
134     assign S_AXI_BRESP   = axi_bresp;
135     assign S_AXI_BVALID  = axi_bvalid;
136     assign S_AXI_ARREADY  = axi_arready;
137     assign S_AXI_RDATA   = axi_rdata;
138     assign S_AXI_RRESP   = axi_rresp;
139     assign S_AXI_RVALID  = axi_rvalid;
140     // Implement axi_awready generation
141     // axi_awready is asserted for one S_AXI_ACLK clock cycle when both
142     // S_AXI_ARVALID and S_AXI_WVALID are asserted. axi_awready is


```

```
myipAES_v1_0_S00_AXI.v *
f:/Vivado Projects/ip_repo/myipAES_1.0/hdl/myipAES_v1_0_S00_AXI.v


488 // and the slave is ready to accept the read address.
489 assign slv_reg_rden = axi_arready & S_AXI_ARVALID & ~axi_rvalid;
490 always @(*)
491 begin
492     // Address decoding for reading registers
493     case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
494         4'h0 : reg_data_out <= slv_reg0;
495         4'h1 : reg_data_out <= slv_reg1;
496         4'h2 : reg_data_out <= slv_reg2;
497         4'h3 : reg_data_out <= slv_reg3;
498         4'h4 : reg_data_out <= slv_reg4;
499         4'h5 : reg_data_out <= slv_reg5;
500         4'h6 : reg_data_out <= slv_reg6;
501         4'h7 : reg_data_out <= slv_reg7;
502         4'h8 : reg_data_out <= slv_reg8;
503         4'h9 : reg_data_out <= slv_reg9;
504         4'hA : reg_data_out <= slv_reg10;
505         4'hB : reg_data_out <= slv_reg11;
506         // 4'hC : reg_data_out <= slv_reg12;
507         // 4'hD : reg_data_out <= slv_reg13;
508         // 4'hE : reg_data_out <= slv_reg14;
509         // 4'hF : reg_data_out <= slv_reg15;
510         4'hC : reg_data_out <= data_out[31:0];
511         4'hD : reg_data_out <= data_out[63:32];
512         4'hE : reg_data_out <= data_out[95:64];
513         4'hF : reg_data_out <= data_out[127:96];
514         default : reg_data_out <= 0;
515     endcase
516 end
517
518 // Output register or memory read data
519 always @ (posedge S_AXI_CLK )
```

Step 12. Now check correctness of your code by synthesizing it

Step 13. Package IP > File Groups > Merge changes from File Groups Wizard




Step 14. Review and Package > Re-Package IP




That's it You are done.

Now we are left to integrate the IP with rest of the important blocks.

Step 15. Go to the settings > IP > Repository




Step 16. Click on '+' icon > Select 'ip_repo' > select the folder of your IP [myipAES_1.0]




Step 17. OK > Apply > OK //Ip has been added to the repository

Step 18. Create Block Diagram




Step 19. Click on '+' icon to add IPs to the BD

Step 20. Search for 'Zynq Processor System' and add that using 'Enter'




Step 20. Similarly, search for your IPs to be integrated in the BD

Step 21. Click on the following blue options one after another, it will create necessary connections.



Step 22. For mor customizations, double click on the block and customize options and connections.

Step 23. Click  , it will regenerate layout with better view

Step 24. Click  , it will validate the design.

Step 25. Go to Sources > your bd > Right Click > Generate Output Products > Use global option

Step 26. Similarly, Create HDL wrapper, and set the design as top

Step 27. Now Generate the bistreams.

Step 28. Go to 'File' > 'Export Hardware' > next > include bitsream > set the name of the wrapper > Finish

Your Design is exported. Now can be used using VITIS