


$\log_2 n$  (formula)



e.g.: for 2 memory location



for 4 memory location



memory is represented  
as ladder like struc.

$$1024 \rightarrow 2^{10} \rightarrow 1 \text{ KB}$$

$$1024 \times 1024 \rightarrow 2^{20} \rightarrow 1 \text{ MB}$$

$$\rightarrow 2^{30} \rightarrow 1 \text{ GB}$$

$$\rightarrow 2^{40} \rightarrow 1 \text{ TB}$$

Q - Find out memory location & address size of 8 GB

$$2^3 \quad 2^10 \quad 2^10 \quad 2^10$$

Memory location :-  $8 \times 1024 \times 1024 \times 1024$

Address size :-  $= 8 \times 1 \text{ GB}$

$$= 2^3 \times 2^{30}$$

$$= 2^{33}$$

Q - If Address size is 32 . How many GB.

$$= 32$$

$$= 2^{32} = 2^{30} \times 2^2 = 2^{30} \times 4 = 4 \text{ GB}$$

The amount of bits stored under a unique address is known as word.

or

In a single reference to memory , the amount of bits received is called a word .

Generally word size varies from 1 byte ... 2 byte ... 3 byte ...  
8 byte ...

1 Byte = 8 bits


2 Byte = 16 bits

4 Byte = 32 bits → commonly used

8 Byte = 64 bits

↓  
laptops

Byte Addressable Memory - If there is a unique address for every byte of information, then it is called a Byte Addressable Memory.



To store integers :-



rest 31 are to store magnitude.

character



\* normally data is stored in 2's complement form

Byte Addressable Memory is of 2 types:-

① Big Endian Notation

0	0	1	2	3	M O H I
4	4	5	6	7	T R A
8	8	9	10	11	N J A N
$2^k - 4$	$2^{k-4}$	$2^{k-3}$	$2^{k-2}$	$2^{k-1}$	

② Little Endian Notation

0	3	2	1	0	I H O M
4	7	6	5	4	A R T
8	11	10	9	8	N A J N
$2^k - 4$	$2^{k-1}$	$2^{k-2}$	$2^{k-3}$	$2^{k-4}$	

Store +361, -519 in Byte Addressable.

361  $\rightarrow$  101101001

32 bit

00000000 00000000 00000000 1 01101001

is positive as there is no 2's complement.

00	00	01	69
		.	
		:	

make group of 8;

convert in hexa decimal

00000000 00000000 00000000 1 01101001  
0 0 0 0 1 b 9

Big Endian (32 bit)

16 bit  
Big Endian

00	00
01	69
:	

-519

|100 00 00 111

1011 1111 001

- 2's complement

make group of 8. in 32 bits

## Assembly Language Instructions & Commands :-


In general assembly language instructions performs the following operations :-

(i) Memory Interaction Instructions

(ii) ALU Instructions

(iii) Branch/Loop Control Instructions

(iv) Input-Output device interaction Instructions



### Types of A

→ can be classified into 4 types based on way it handles the operands :-

(i) 3-Address Instruction

opcode      source 1      source 2      destination

ADD R1, R2, R3

$$[R3] \leftarrow [R1] + [R2]$$

Outer one is always destination

ADD A, B, C

$$[C] \leftarrow [A] + [B]$$

R3 & C are destination

$$X = (A + B) * (C + D)$$

→ made for 8085 register

ADD A B R1

ADD C D R2

MUL R1 R2 X

}

not a good method

**correct method :-**

LOAD A, R1

$[R1] \leftarrow [A]$

ADD B, R1, R2

$[R2] \leftarrow [B] + [R1]$

LOAD C, R3

$[R3] \leftarrow [C]$

ADD D, R3, R4

$[R4] \leftarrow [D] + [R3]$

MUL R2, R4, R5

$[R5] \leftarrow [R2] * [R4]$

STORE R5, X

$[X] \leftarrow [R5]$

## (ii) 2- Address Instruction

opcode source1 source2 / destination

↳ initially takes as  
source & later  
as destination

ADD R1 R2

$[R2] \leftarrow [R1] + [R2]$

$$X = (A+B) * (C+D)$$

LOAD A, R1

$[R1] \leftarrow [A]$

ADD B, R1

$[R1] \leftarrow [B] + [R1]$

LOAD C, R2

$[R2] \leftarrow [C]$

ADD D, R2

$[R2] \leftarrow [D] + [R2]$

MUL R1, R2

$[R2] \leftarrow [R1] * [R2]$

STORE R2, X

$[X] \leftarrow [R2]$

### (ii) 1- Address Instructions :-

In these instructions only one operand is mentioned along with the opcode.

But as we know atleast 2 operands are reqd. to perform ALU operation ; here the processor uses the default register which also holds the result.

This default register is known as **ACCUMULATOR**.

(denoted by A or AC)

ADD B	$[AC] \leftarrow [B] + [AC]$
STORE B	$[B] \leftarrow [AC]$
LOAD B	$[AC] \leftarrow [B]$

$$(A + B) * (C + D)$$

LOAD A	$[AC] \leftarrow [A]$
ADD B	$[AC] \leftarrow [AC] + [B]$
MOVE R1	$[R1] \leftarrow [AC]$

LOAD C	$[AC] \leftarrow [C]$
ADD D	$[AC] \leftarrow [AC] + [D]$
MUL R1	$[AC] \leftarrow [AC] * [R1]$


STORE X	$[X] \leftarrow [AC]$
---------	-----------------------

Accumulator is a Special Purpose Register used as a default register in Assembly Language Instructions.


(iv) O-Address Instructions :-

stack is used

$$x = (A + B) * (C + D)$$



it pops A & B then add



$$x = (A - (B/C) * D) - (P/Q * (R + M) + N/P)$$

apply BODMAS Rule

in zero address ; convert it to postfix.

Types of ISA :-

(I) Memory - Memory ISA  
ADD A, B

(II) Register - Register ISA

operands are always there in GPR.

ADD R1, R2

(III) Accumulator based ISA

one operand is stored in Accumulator by default.

ADD R1

(IV) Stack based ISA

\* stack is used

\* Zero-Address Instructions

\* Very Imp

Addressing Modes :-

Instruction Execution

(1) Single Line Sequencing

(2) Branching

(loop)

sum	Single line	Branching
N	CLEAR R0 [R0] <= 0	LOAD N, R0
Num1	ADD NUM1, R0	CLEAR R1
Num2	ADD NUM2, R0	add NUM1 with R1
Num3	:	Change to NUM2
.	:	DECREMENT R0
:	STORE R0, SUM	
Num100	19	Loop
		DECREMENT R0
		BRANCH NEZ GOTO LOOP
		STORE R1, SUM

NEZ → Not equal to zero.

## Flag (Condition Code Flag)

\* is a one bit information used to keep track of an arithmetical instruction.

→ Multiple such flags are kept under one register called status register.

(i)  $C \rightarrow$  Carry

1 → flag 0  
0 → flag 1

$$\begin{array}{r} 10101 \\ + 10001 \\ \hline 100110 \end{array}$$

carry

(ii)  $V \rightarrow$  Overflow

1 → flag 1  
0 → flag 0

$$\begin{array}{r} 10010101 \\ + 10010001 \\ \hline 10010010 \end{array}$$

✓  
Overflow  
 $V = 1$

there is a carry but we need 2 registers of 8 bit.

(iii)  $Z \rightarrow$  Zero

0 → flag 1  
X → flag 0

(iv)  $N \rightarrow$  Negative

-ve → flag 1  
+ve / 0 → flag 0

imp \*

## Addressing Modes

→ Addressing Modes refers to the way in which the operands of an instruction are to be specified. (How to deal with operands)

Types :-

### (i) Direct Addressing Mode / Absolute Addressing Mode

\* In this mode of addressing, the operand is a memory location. The address of the location is explicitly given in the instruction.



### (ii) Register Addressing Mode

\* In this mode, the operands are the contents of the CPU registers. The name of the register is given in the instruction.



### (iii) Immediate Addressing Mode :-

\* The operand is given explicitly (directly) in the instruction .

or

→ In this mode, the operand is specified in the instruction itself.

**MOVE #100, R1**

↓  
data  
is denoted  
by #



#### (IV) Indirect Addressing Mode :-

\* effective address of the operand is the content of the register or a memory location whose address appears in the instruction.

\* we denote Indirect Addressing Mode by pressing the mode of memory location inside the parenthesis.

→ The register or memory operation that contains the address of the operand is called pointer.

Indirect Ad. Modes are of 2 types :-


Register Reference  
Indirect Addressing

Memory Reference  
Indirect addressing


MOVE (R1), R2

MOVE (A), (B) ; total no of addressing modes :-

- \* fetch
- \* 2 + 2
- \* add
- \* store



(V) Index Addressing Mode :-



\* The effective address of the operand is generated by adding a constant value to a content of a register. The register used here can be either a SPR (Special Purpose Register) or more commonly it may be any one of the GPR.

→ The register is referred as a index register.

→ The effective address we got after adding the offset with the index register is valid for that instruction only. The content of the index register remains unchanged.

(VI) Relative Addressing Mode :-

\* This is similar as Index Addressing Mode only exception is here the program counter is used as the default index register.

\* This Addressing Mode is used in branch instructions to calc the branch target address.

⑦ Auto Increment Addressing Mode :-

First Use, then Increment

(R1) +




then it will be  
incremented by +4 ; 2004  
first use then increment

⑧ Auto Decrement Addressing Mode :-

First Decrease then Use

-(R1)



first decrement, then use

⑨ Implicit / Implied Addressing Mode :-

\* In this mode, the operands are specified implicitly in the instruction.

\* All registers reference instruction that uses accumulator & all zero address instructions are implied addressing mode.

**COM → COMPLEMENT OF CONTENT OF ACCUMULATOR**

⑩ Base Register Addressing Mode :-

Base Register [BR] is a SPR. Here Base Register is used by default. (same as Index)

ADD 1000(BR), R2



Q- Write a Assembly Language Code to add 'n' numbers.

N	n
num1	20
num2	30
num3	50
num4	40
:	
sum	

MOVE N R1  
MOVE #NUM1, R2

address of  
NUM1 is taken  
in R2

CLEAR R0

ADD (R2), R0

ADD #4, R2

DCE R1

Loop

BRANCH >0 LOOP

MOVE R0 SUM

depends  
on previous  
statement

ex N = 200

DCE → Decrement

N	200	2000
num1	20	
num2	30	
num3	50	
num4	40	
:		
sum		

R0	020
R1	200
R2	2000 → Now 2000 + 4 = 2004

199>0 → again add(R2), R0

18-01-25

H.W →

N	n
Name	Student ID
	Mark1
	Mark2
	Mark3
	Student ID
	Mark1
	Mark2
	Mark3
:	
sum	

WAP to find the sum of Test 2 marks of all the students?

MOVE N, R1      R1 = \$079

MOVE #STUDID, R2      R2 = \$005016

CLEAR R0      R0 = \$1816

ADD 8(R2), R0      offset

ADD #16, R2

DCE R1


BRANCH >0 LOOP

MOVE R0, SUM

N	n
	5000
	5000
	M2(16)
	5008
	5012
	5016
	M1
	M3
	Stu2
	M1
	M2(16)

\* \* \* SUM

200	Mode	Load to AC
201	Address = 500	
202	Next Instr.	
	=	
399	450	
400	700	
	=	
500	800 (Add)	
	=	
600	900	
	=	
702	325	
	=	
800	300 (operand)	



Find the content of AC by all addressing modes

## ① Direct AM

$$\text{LOAD } 500 \text{ to AC}$$
$$M[500] = 800$$
$$A \leftarrow 800$$

## ② Registers AM

LOAD R1 TO A  
A ← 400

### ③ Registers Indirect AM

LOAD (R1) to A  
M[400] → 700  
A ← 700

## ④ Memory I AM

LOAD 500 to A  
 $m[m[500]] \rightarrow m[800] \rightarrow 300$   
 $A \leftarrow 300$

## ⑤ Immediate AM

LOAD #500 to A  
 $A \leftarrow 500$

⑥ Index AM

LOAD #500 (\*R) TO A  
500 + 100  
M[600] → 900  
A ← 900

## Relative AM

$$\begin{array}{r}
 \text{LOAD } \#500 \text{ (PC)} \\
 \downarrow \\
 \begin{array}{r}
 202 \\
 + 500 \\
 \hline
 M [702]
 \end{array}
 \end{array}$$

## ⑧ Auto Increment AM

LOAD (R1)+ to AC  
AC ← 700  
R1 ← 401

## ⑨ Auto Increment AM

LOAD -(R1) TO AC  
↓  
R1 [399]  
↓  
40

⑩ Bee Register AM

LOAD  $500(\text{BR})$  to AC  
 $\downarrow$   
 $M[500 + 202]$   
 $\downarrow$   
 $M[702]$   
 $\downarrow$   
 325

EA  $\Rightarrow$  effective address

w	opcode
w+1	y
⋮	⋮
z	?
w+2	Next Inst
⋮	⋮

Direct AM

$$EA \text{ of } z = y$$

Indirect AM

$$EA \text{ of } z = [y]$$

Relative AM

$$EA \text{ of } z = \text{Add. part} + [\text{PC}]$$

$$= y + w+2$$


$$= y + w+2$$

Index AM

$$EA \text{ of } z = \text{Add. part} + [\text{IR}]$$

$$= y + x$$

- Q- A computer has 32 bit instruction, 12 bit address. If there are 250, 2 address instruction, then how many one address insts. can be formulated.



$$250 - 250 = 6$$

250 are already occupied

opcode                    operands

0                        0<sub>1</sub> 0<sub>2</sub>

$\frac{8 \text{ bit}}{\downarrow}$

8 bit for one opcode

$$\text{no of opcode possible} = 2^8 = 256$$

12 bit

$$\text{no of opcode possible} = 2^{12} = 4096$$

$$\text{No of combination possible} = 4096 \times 6 = 24576$$

$\downarrow$   
Total 1 address instruc

Q- What must be the add. field of an index add. mode inst<sup>n</sup> to be made so that it is same as the register indirect addressing mode ins<sup>r</sup>?

index

MOVE X(R1), R2

?

O // Ans

reg. indirect

MOVE (R1), R2

OR

$$IRM \Rightarrow EA = X + [R2]$$

$$IR \Rightarrow EA = [R2]$$

$$X + [R2] = [R2]$$

$$\boxed{X = 0}$$

## Subroutine

### Main Program



216  
Link Register

→ it will store the destination


## Nested

### Main Program



(it will call again & again)

we will use stack instead of link register



When we will return,  
pop the stack.

Q - The content of the top of a stack is



(i) Before Calling Subroutine :-

Value of SP  $\rightarrow$  3560

TOS  $\rightarrow$  5320

PC  $\rightarrow$  1120

TOS  $\rightarrow$  top of stack


PC  $\rightarrow$  Program counter

(ii) After subroutine call

Value of SP  $\rightarrow$  3559

TOS  $\rightarrow$  1122

PC  $\rightarrow$  6720



(iii) After return

Value of SP  $\rightarrow$  3560

TOS  $\rightarrow$  5320

PC  $\rightarrow$  1122

