


Memory


Memory Hierarchy

represented by Δ structure



* secondary memory is a magnetic memory.

PRIMARY MEMORY



* both are volatile

* both are electronic

* only read \rightarrow ROM

* Bios is a program which checks all the hard disk & load the OS in the RAM. (Bios is present in ROM).

PROM - Programmable Read Only Memory

EEPROM - Electrically Erasable Programmable Read Only Memory

DRAM - Dynamic RAM

DDR4RAM - Dual Data Rate RAM

SRAM - Static RAM

SRAM

* Static Random Access Memory

Features:-

- * faster than DRAM
- * used in cache memory
- * more expensive
- * doesn't need periodic refreshing

→ SRAM uses flipflops (bistable latches) to store each bit of data.

Working Principles:-

1. Write Operation

* data is written by activating the word line (WL).


2. Read Operation

* the WL (word line) is activated connecting the stored value to the bit line.

3. Hold / Idle State

* as long as power is supplied, the inverter holds the stored value without refreshing.

H.W Same Write for DRAM / not important.



Q- In a computer system MAR holds 28 bits of information/ address & MDR holds 32 bits of data. What is the size of RAM.


Ans> Address size = $(2^k \text{ bit}) = 2^{28}$
Data (k bit) = 32

$$2^{28} \times 32 = 2^{20} \times 2^8 \times 32$$

$$= 256 \text{ M.B} \times 32$$


13.02.2025 Memory Access Time / Memory Latency :-

- The time that elapses betⁿ initiation of an operation (read or write) & completion of the operation is called Memory Access Time / Latency Time.
i.e. the time betⁿ read or write control signal sent by the processor & the MFC signal sent by the Memory.



Memory Cycle Time :- The min. time delay req. betⁿ 2 successive memory operations.

CACHE MEMORY



Locality of Reference :-

90% of instructions of the program will execute for the 10% of time & 10% of instructions of program will execute for 90% of time.

Q - How Cache Memory Enhances the Performance :-

* frequently executed instructions will be brought from PM to the cache memory to satisfy the max time need of the Processor.

Property Based On which Cache Memory Fetches from PM :-

1. Temporal :-

A currently executed instruction is likely to be executed again.

2. Spatial :-

Instruction present next to the current executing instruction is likely to be executed next.

* Information/Instruction always transfers from PM to Cache Memory in the form of a block.

* Both PM & Cache Memory is divided into many no of blocks.

Terminology

- (I) Cache Hit - When the processor request is acknowledged by Cache Memory, it is called Cache Hit.
(processor sends request to Cache Memory)
- (II) Cache Miss - When the processor request is not taken/acknowledged by Cache Memory, it is called Cache Miss.
- (III) Miss Penalty - The extra time the processor has to spend in case of a Cache Miss is called Miss Penalty.
- (IV) Hit Rate - The percentage of Cache Hit over total no of request generated by the processor is called Hit Rate.
- (V) Miss Rate - $1 - \text{Hit Rate}$ or $\frac{\text{No of cache miss}}{\text{total no of memory access}}$

$$T_{\text{avg}} = \frac{(\text{hit rate} * \text{Cache memory access time}) + \{ (1 - \text{hit rate}) * \text{Miss Penalty} \}}{\text{Total no of Memory access (100)}}$$

Average
Memory access time

Q- In a comp; the processor takes 200 ns to read a data from cache memory whereas it takes 1000 ns to read the data from PM. Out of 100 memory access. Processor will get the data 80 times from the cache memory, find out the average time the processor will take to fetch a information.

Ans) cache \rightarrow 200 ns
memory \rightarrow 1000 ns

$$T_{avg} = \frac{80 \times 200 + 20 \times (1000 + 200)}{100}$$

$$= \frac{40000}{100} = 400 \text{ ns} \quad // \text{Ans}$$

Q- In a system the access time of cache memory is 100 ns & main memory is 1000 ns. It is estimated that 80% of memory is for read & 20% request are for write. The hit ratio for read access only is 0.9. A write through processor is used :-
 i) \rightarrow avg access time of the system considering only Memory Read Operation

ii) \rightarrow Avg access time of the system considering both Memory Read & Write Operation

iii) \rightarrow Hit ratio taking into account the write cycle

$$i) \rightarrow T_{avg}(\text{read}) = (0.9 \times 100) + \{0.1 \times (100 + 1000)\}$$

$$= 90 + 110 = 200 \text{ ns}$$

$$ii) \rightarrow T_{avg}(\text{write} + \text{read}) = \frac{80 (0.9 \times 100 + 0.1 \times 1100) + 20 (1000)}{100}$$

$$= 360 \text{ ns}$$

$$iii) \rightarrow \text{Hit rate}(\text{read} + \text{write}) = 0.8(90) + 0.2(0)$$

$$= 0.72$$

Mapping :- bigger address generated by the processor will be converted into smaller address (cache)

* also known as address translation.



* transferring a block of data from main memory to cache memory is called Mapping.

Types of Mapping :-

- 1) Associative Mapping
- 2) Direct Mapping
- 3) Set Associative Mapping

Associative Mapping :-

* when data or instruction stored in the memory along with the address.



Direct Mapping :-


* address generated by the processor is divided into 2 parts :-

- i) tag
- ii) index

∴ index size is equal to size of cache memory.

∴ main memory address - index = tag

32-bit



Set - Associative Mapping :-

↳ 2 way, 4 way, 8 way, 16 way

* under one tag we can hold multiple index.

"Concept of block"

↳ index is divided into 2 parts

- BLOCK
- WORD



eg:-

12	4890
↓	↓

first 48 is searched & then direct 90


"So searching time gets less".

Q- In a computer system, the size of main memory is 4GB x 32. Size of cache memory is 8 MB. If a block of data contains 512 kb of data. Design the Mapping.

Ans:

PM \rightarrow 4GB

Address Size = 32 bits



CM \rightarrow 8 MB


Address Size = 23 bits

$$\text{tag} = 32 - 23 = 9$$

block size = 512 kb

word address = 19 bits

$$\text{No of blocks} = \frac{2^{23}}{2^{19}} = 2^4 = 16$$



* imp

$$\text{No of tag} = \frac{\text{No of blocks in main memory}}{\text{No of blocks in cache memory}}$$

$$\text{No of set} = \frac{\text{No of blocks in cache memory}}{K \text{ way}}$$

\rightarrow generalized form

Approach 2

Associative Mapping :-



Direct Mapping



Set-Associative Mapping



- Q- Consider a cache consists of 128 blocks & MM consists of 4K blocks. Each block having 16 words. How many bits are required for tag block & word field for direct mapping? How many bits are req. for associative mapping? How many bits are req. for tag set word field for 4 way mapping?

Ans: Cache - 128 blocks

$$4K = 2^{12} = 4096$$

word address = 4 bits

$$\text{Size of MM} = 2^{12} \times 2^4 = 16 \text{ bits}$$

$$\text{Size of CM} = 2^7 \times 2^4 = 11 \text{ bits}$$

$$\text{Memory Address} = 2^{16}$$

Associative



tag


word

$$2^{12}$$

$$2^4$$


$$K \xrightarrow{16} \rightarrow$$

$$\text{tag} = \frac{\text{No of block in MM}}{\text{No of block in CM}} = \frac{2^{12}}{2^7} = 2^5 = 5 \text{ bits}$$



Set Associative

$$\begin{aligned} \text{set} &= \frac{\text{No of blocks in CM}}{k \text{ way set ass. map}} \\ &= \frac{128}{4} = 32 = 2^5 \end{aligned}$$



Q- A cache consists of a total of 256 blocks. The MM consists 128 K blocks, each consisting of 32 words. How many bits are there in each of the Tag, Block & word field

Ans- Cache = 256 blocks

MM blocks = 128 K = 128 × 1024

block size = 32 words

WORD = $2^5 = 32 = 5 \text{ bits}$

CACHE = 256 blocks = $2^8 = 8 \text{ bits}$


MEMORY BLOCKS = 2^{17}

Memory Interleaving

* Ram optimizing technique

2 types :-

- * High Level M.I
 - * Low Level M.I
- } based on how we interpret the address.



ABR → Address Buffer Register

DBR → Data Buffer Register

High Level Interleaving → MSB is considered

↳ no advantage

Low Level Interleaving :- LSB is considered

	21	
0 0 0 0 . . . 00	00	} stored in each location
0 0 0 0 . . . 00	01	
0 0 0 0 . . . 00	10	
0 0 0 0 . . . 00	11	
0 0 0 0 . . . 01	00	
0 0 0 0 . . . 01	01	
⋮		
1 1 1 1 . . . 11	11	

* Cache Coherence (Memory Write)
* is a memory updation technique.


2 diff approach :-

- 1) Write Through
- 2) Write Back


Write Through - When processor generates a write request to the information will be written in the respective locations of all the memory present in the hierarchy simultaneously.

* time consuming

Write Back:- Under write back, the data will be written only inside the cache memory & the locations are marked as 1 (dirty bit). When a particular block of cache memory need to be replaced with a new block of M.M.; First the modified data's are reflected on the higher memory in the hierarchy & the new block is placed in the lower memory.



Multi Level Cache :-



$$T_{avg} = h_1 C_1 + (1-h_1)h_2 C_2 + (1-h_1)(1-h_2)M$$

$h_1 \rightarrow$ hit rate of L_1 cache

$C_1 \rightarrow L_1$ cache memory access time

$h_2 \rightarrow$ hit rate of L_2 cache

$C_2 \rightarrow L_2$ cache memory access time


$M \rightarrow$ Main memory access time

Q \rightarrow Hit Rate :- 70 %

$$\begin{aligned} T_{avg} &= (100 \times 0.7) + (1-0.7) 0.9 \times (100+400) + \\ &\quad (1-0.7)(1-0.9) 2500 \\ &= 70 + 135 + 75 \\ &= 280 \text{ ns} \end{aligned}$$

excluding L_2 cache

$$\begin{aligned} T_{avg} &= 100 \times 0.7 + (1-0.7) 2100 \\ &= 70 + 630 \\ &= 700 \text{ ns} \end{aligned}$$



RAM Analysis

$$= \frac{M \times N}{P \times Q}$$


$$= \frac{4K \times 32}{512 \times 8}$$

$\begin{matrix} \nearrow M & \searrow N \\ \nwarrow P & \nearrow Q \end{matrix}$

$$= \frac{2^{12}}{2^9} \times 4$$


$$= 8 \times 4$$

\downarrow vertically 8 row
 \searrow horizontal 4 columns



Q- A comp. uses RAM Chip of 128×4 capacity. Design a memory of $1K \times 16$ by using available chip.

Ans) $\frac{2^{10} \times 2^4}{2^7 \times 2^2} = 2^3 \times 2^2 = 8 \times 4$
 vertically 8, horizontal 4



Design a RAM of 8GBx64 using RAM of size 512MBx16

$$\begin{aligned}
 &= \frac{8 \times 2^{30}}{512 \times 2^{20}} \\
 &= \frac{2^3 \times 2^{30}}{2^9 \times 2^{20}} \\
 &= 16 \times 4
 \end{aligned}$$

