


---


Basic processing unit





Note:- Bus is used to transfer data

In one cik pulse, the bus can hold only one data/information in a particular cik pulse.



$\text{ADD } R_1, R_2, R_3 \rightarrow \text{Memory Inst} \rightarrow 1$   
 $\text{ADD } (R_1), (R_2) \rightarrow \text{Memory Inst} \rightarrow 4$

→ With few exceptions, any Assembly Language Instruction can be carried out by performing any of the / or combination of the foll<sup>n</sup> operations :-

1. Transferring the content of 1 CPU register to another register ( Register Transfer Operation)

e.g:-  $R_1 \leftarrow R_2$

2. Performing arithematical & logical operations b/w the content of 2 processor register & storing the content of another register ( ALU operation)

e.g:-  $[R_3] \leftarrow [R_2] + [R_1]$

3. Transferring the content of a memory location to the CPU register ( Memory Read Operation)

e.g:- LOAD A, R<sub>1</sub>

4. Transferring the content of a CPU register to a memory location ( Memory Write Operation)


e.g:- STORE R<sub>1</sub>, A

5. Condition control or Branch Instruction

27-01-2025 1. Register Transfer Inst<sup>n</sup> :-

MOVE R<sub>1</sub>, R<sub>2</sub>


R<sub>1</sub> out, R<sub>2</sub> in




## 2. ALU Operations

(30) (40)  
ADD R<sub>1</sub>, R<sub>2</sub>, R<sub>3</sub>

- 1. R<sub>1</sub> out, Y<sub>in</sub>, READ
- 2. R<sub>2</sub> out, Select Y, ADD, Z<sub>in</sub>
- 3. Z<sub>out</sub>, R<sub>3</sub> in



### 3. Memory Read Operations :-



MARout is by default on.

WMFC → wait for Memory Function - Completed.

→ it waits for memory func to get completed.

### 4. Memory Write Operations :-

STORE R<sub>1</sub>, (R<sub>2</sub>)

STORE R<sub>1</sub>, A

1.  $R_{2out}, MAR_{in}$
2.  $R_{1out}, MDR_{in}, MDR_{outE} \rightarrow WRITE$
3. WMFC

\* After completing the process, write 'END'.

ADD (R<sub>3</sub>), R<sub>1</sub>

1. Fetch (read the instruc from memory to IR) whenever there  
is arithmetic operation

(i) PC<sub>out</sub>, MAR<sub>in</sub>, Const 4, ADD, Z<sub>in</sub>

(ii) Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, MDR<sub>inE</sub>, WMFC

↳ not compulsory whenever there is  
read/write operation

(iii) MDR<sub>out</sub>, IR<sub>in</sub>

(iv) R<sub>3out</sub>, MAR<sub>in</sub>, READ → If we write Read then next  
line write WMFC compulsory

(v) R<sub>1out</sub>, Y<sub>in</sub>, MDR<sub>inE</sub>, WMFC

(vi) MDR<sub>out</sub>, Select Y, ADD, Z<sub>in</sub>

↳ always a ALU operation  
followed by Z<sub>in</sub>

(vii) Z<sub>out</sub>, R<sub>1in</sub>

\* (viii) END

(Q) ADD R<sub>3</sub>, (R<sub>1</sub>)

(i) PC<sub>out</sub>, MAR<sub>in</sub>, READ, Const 4, ADD, Z<sub>in</sub>

(ii) Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, MDR<sub>inE</sub>, WMFC

(iii) MDR<sub>out</sub>, IR<sub>in</sub>

(iv) R<sub>1out</sub>, MAR<sub>in</sub>, READ

(v) R<sub>3out</sub>, Y<sub>in</sub>, MDR<sub>inE</sub>, WMFC

(vi) MDR<sub>out</sub>, Select Y, ADD, Z<sub>in</sub>

(vii) R<sub>1out</sub>, MAR<sub>in</sub>, WRITE

(viii) Z<sub>out</sub>, MDR<sub>in</sub>, MDR

\* (ix) END

\* imp

Q → ADD (R3), (R1)

1. PC<sub>out</sub>, MAR<sub>in</sub>, READ, Const 4, ADD, Z<sub>in</sub>
2. Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, MDR<sub>in E</sub>, WMFC
3. MDR<sub>out</sub>, IR<sub>in</sub>
4. R<sub>3out</sub>, MAR<sub>in</sub>, READ, MDR<sub>in E</sub>, WMFC
5. MDR<sub>out</sub>, Y<sub>in</sub>
6. R<sub>1out</sub>, MAR<sub>in</sub>, READ, MDR<sub>in E</sub>, WMFC
7. MDR<sub>out</sub>, Select Y, ADD, Z<sub>in</sub>
8. R<sub>1out</sub>, MAR<sub>in</sub>, WRITE
9. Z<sub>out</sub>, MDR<sub>in</sub>, MDR<sub>out E</sub>, WMFC
10. END

Q - MOVE (R1)+, R2

- i) PC<sub>out</sub>, MAR<sub>in</sub>, READ, Const 4, ADD, Z<sub>in</sub>
- ii) Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, MDR<sub>in E</sub>, WMFC
- iii) MDR<sub>out</sub>, IR<sub>in</sub>
- iv) R<sub>1out</sub>, MAR<sub>in</sub>, Read
- v) WMFC, MDR<sub>out E</sub>, R<sub>2in</sub>
- vi) R<sub>1out</sub>, Y<sub>in</sub>, SELECT 4, ADD, Z<sub>in</sub>
- vii) Z<sub>out</sub>, R<sub>1in</sub>

Q - MOVE -(R1), R2

- 1
- 2
- 3
4. R<sub>1out</sub>, Y<sub>in</sub>, Select 4, SUB, Z<sub>in</sub>
5. Z<sub>out</sub>, MAR<sub>in</sub>, READ
6. MDR<sub>in E</sub>, WMFC
7. MDR<sub>in</sub>, R<sub>2in</sub>
8. End

## Branch Instructions :-

1. Unconditional Branch
2. Conditional Branch

5000 \_\_\_\_\_

5004 \_\_\_\_\_

5008 \_\_\_\_\_

5012 Increment R1

5016 Branch  $R_1 > 0 \rightarrow 16$

5020 \_\_\_\_\_

### Unconditional Branch

1.  $PC_{out}$ ,  $MAR_{in}$ , READ, Select 4, ADD,  $Z_{in}$
2.  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC
3.  $MDR_{out}$ ,  $IR_{in}$
4. Offset field of  $IR_{out}$ , Select Y, ADD,  $Z_{in}$
5.  $Z_{out}$ ,  $PC_{in}$ , END

### Conditional Branch

1.  $PC_{out}$ ,  $MAR_{in}$ , READ, Select 4, ADD,  $Z_{in}$
2.  $Z_{out}$ ,  $PC_{in}$ ,  $Y_{in}$ ,  $MDR_{inE}$ , WMFC
3.  $PC_{out}$ ,  $IR_{in}$
4. Offset field of  $IR_{out}$ , Select Y, ADD,  $Z_{in}$  if  
 $R_1 > 0$  else END
5.  $Z_{out}$ ,  $PC_{in}$ , END

MUL (R1), (R2)

- i) PC<sub>out</sub>, MAR<sub>in</sub>, READ, Const 4, ADD, Z<sub>in</sub>
- ii) Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, MDR<sub>in E</sub>, WMFC
- iii) MDR<sub>out</sub>, IR<sub>in</sub>
- iv) R<sub>1out</sub>, R = B, MAR<sub>in</sub>, READ
- v) MDR<sub>out E</sub>, WMFC
- vi) MDR<sub>out B</sub>, R = B, R<sub>3in</sub>
- vii) R<sub>2out</sub>, R = B, MAR<sub>in</sub>, READ
- viii) MDR<sub>in E</sub>, WMFC
- ix) R<sub>2out A</sub>, Select A, MDR<sub>out B</sub>, MUL, MDR<sub>in</sub>
- x) R<sub>2out B</sub>, R = B, MAR<sub>in</sub>, WRITE
- xii) MDR<sub>out E</sub>, WMFC
- xiii) END

Q> MOVE (R1)+, R2  
Q> MOVE -(R1), R2  
Q> BRANCH > O #200

? } H.W

MOVE (R1)+, R2

- i) PC<sub>out</sub>, MAR<sub>in</sub>, READ, Const 4, ADD, Z<sub>in</sub>
- ii) Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, MDR<sub>in E</sub>, WMFC
- iii) MDR<sub>out</sub>, IR<sub>in</sub>
- iv) R<sub>1out</sub>, MAR<sub>in</sub>, Read
- v) WMFC, MDR<sub>out E</sub>, R<sub>2in</sub>
- vi) R<sub>1out</sub>, Y<sub>in</sub>, SELECT 4, ADD, Z<sub>in</sub>
- vii) Z<sub>out</sub>, R<sub>1in</sub>
- viii) END

MOVE -(R1), R2

- i) PCout, MARin, READ, Const 4, ADD, Zin
- ii) Zout, PCin, Yin, MDRinE, WMFC
- iii) MDRout, IRin
- iv) R1out, Yin, Select 4, SUB, Zin
- v) Zout, MARin, READ
- vi) MDRinE, WMFC
- vii) MDRin, Rzin
- viii) End

Branch >0 #200

- i) PCout, MARin, READ, Const 4, ADD, Zin
- ii) Zout, PCin, Yin, MDRinE, WMFC
- iii) MDRout, IRin
- iv) if acc > 0 ; Address out , PCin (#200)
- v) if acc < 0 ; no instruction
- vi) end


Control Unit Design



## Control unit design


1. Hardware Control CU
2. Microprogrammed Control CU

### Hardware Control CU



Draw for  $Z_{in}$

$$Z_{in} = 1 + T_6 \cdot ADD + T_4 \cdot Z_{in} + \dots$$



Draw for END.

$$END = T_7 \cdot ADD + T_5 \cdot BRANCH + (T_5 \cdot N + T_5 \cdot \bar{N}) CBR$$

Conditional  
Branch  
Instruction

A hardware CPU uses 10 control signals  $S_1$  to  $S_{10}$ ; in various time steps  $T_1$  to  $T_4$  to implement 4 instruction  $I_1$  to  $I_4$  as shown below.


	$T_1$	$T_2$	$T_3$	$T_4$
$I_1$	$S_1, S_3, S_5$	$S_2, S_4, S_6$	$S_1, S_7$	$S_{10}$
$I_2$	$S_1, S_3, S_5$	$S_8, S_9, S_{10}$	$S_5, S_6, S_7$	$S_6$
$I_3$	$S_1, S_3, S_5$	$S_7, S_8, S_{10}$	$S_2, S_6, S_9$	$S_{10}$
$I_4$	$S_1, S_3, S_5$	$S_2, S_6, S_7$	$S_5, S_{10}$	$S_6, S_9$

$$S_1 = T_1 + (I_1 \cdot T_3)$$

$$S_9 = (I_2 \cdot T_2) + (I_3 \cdot T_3) + (I_4 \cdot T_4)$$

(option D)

## Microprogrammed Control CU :-



### Control Word

- # It is a word whose individual bits represent various control signals. (represented in 1's & 0's)
- # A control sequence of instructions (control word) constitutes the microroutine for the instructions.
- # Individual control word in microroutine represents a microinstruction. It is represented by a string of 1's & 0's.
- # The microroutine for all instructions in the instruction set of a processor are stored in the control store.
- # Microprograms control is used to read the control word sequentially from the control store. The llpc is automatically incremented by the clock so that successive microinstruction can be read from control store.

ADD (R3), R1

- (i) PC<sub>out</sub>, MAR<sub>in</sub>, Const 4, ADD, Z<sub>in</sub>
- (ii) Z<sub>out</sub>, PC<sub>in</sub>, Y<sub>in</sub>, MDR<sub>in E</sub>, WMFC
- (iii) MDR<sub>out</sub> → IR<sub>in</sub>
- (iv) R<sub>3out</sub>, MAR<sub>in</sub>, READ
- (v) R<sub>1out</sub>, Y<sub>in</sub>, MDR<sub>in E</sub>, WMFC
- (vi) MDR<sub>out</sub>, Select Y, ADD, Z<sub>in</sub>
- (vii) Z<sub>out</sub>, R<sub>1in</sub>
- (viii) END

Control Word Clock	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	MDR <sub>in</sub>	MDR <sub>out</sub>	MDR <sub>in E</sub>	MDR <sub>out E</sub>	Y <sub>in</sub>	SelectY	SelectY	ADD	Z <sub>in</sub>	Z <sub>out</sub>	R <sub>1in</sub>	R <sub>1out</sub>	R <sub>3in</sub>	R <sub>3out</sub>	IR <sub>in</sub>	IR <sub>out</sub>	WMFC	END	READ	WRITE		
1	0	1	1	0	0	0	0	0	0	1	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0
2	1	0	0	0	0	1	0	1	0	0	0	0	0	1	0	0	0	0	0	0	0	1	0	0	0
3	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0
4	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	0
5	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0
6	0	0	0	0	1	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
7	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0