



**NPTEL ONLINE CERTIFICATION COURSES**

# **DIGITAL CONTROL IN SMPCs AND FPGA-BASED PROTOTYPING**

**Dr. Santanu Kapat**

**Electrical Engineering Department, IIT KHARAGPUR**

**Module 02: Fixed and Variable Frequency Digital Control Architectures**

**Lecture 13: Overview of Digital Pulse Width Modulator Architectures**



## CONCEPTS COVERED



- Digital Pulse Width Modulation (DPWM) – Requirements and Challenges
- Counter-based DPWM Architecture
- Other DPWM Architectures
- Delay-line DPWM Architecture
- Hybrid DPWM Architecture

# *Digital Pulse Width Modulator (DPWM) Architectures*

- (1) Counter-based DPWM
- (2) Delay Line-based DPWM
- (3) Hybrid DPWM


NPTEL

## Counter-based DPWM




[ For details, refer to '*Digital Control of High-frequency Switched ...*', Wiley-IEEE Press, 2015 ]

## Counter-based DPWM



$$256 \times 4 =$$

3-bit DPWM  
 $0 - (2^3 - 1) = 7$



$$f_{sw} = 10 \text{ MHz}$$


$$N = 10 \text{ bit}$$

$$f_{clk} = 2^N \times f_{sw}$$

For N-bit counter

[ For details, refer to 'Digital Control of High-frequency Switched ...', Wiley-IEEE Press, 2015 ]

## Counter-based DPWM – Requirements



- Modulator duty cycle resolution


$$q_D \triangleq \frac{\Delta t_{\text{DPWM}}}{T_s}$$

- For counter based DPWM

$$\Delta t_{\text{DPWM}} = T_{\text{clk}}$$

$$\Rightarrow q_D = \frac{T_{\text{clk}}}{T_s} = \frac{1}{N_r}$$

## Counter-based DPWM – Requirements and Challenges




$$q_D = \frac{T_{\text{clk}}}{T_s} = \frac{1}{N_r}$$

NPTEL

$f_{\text{clk}}$  too high for  
high freq + high duty  
resolution application?


## Delay Line-based DPWM



A. P. Dancy, A. P. Chandrakasan, "Ultra low power control circuits ...," *IEEE PESC*, 1991




## Delay Line-based DPWM (contd...)



### ■ Disadvantage:

The length of the delay line and the size of the multiplexer grow exponentially with the number of bits  $n_{\text{DPWM}}$

# Hybrid DPWM



8-bit DPWM

3-bit counter-based



$$f_{con} = 2^3 \times f_{sw}$$

5-bit delay line

$2^5$  no. delays  
(buffers)



[A. P. Dancy, et Al., "High-efficiency multiple-output DC-DC ..." *IEEE Trans. VLSI*, June 2000]

## Hybrid DPWM (contd...)



- Let  $v_{\text{LS}}[n] = 2$

## Hybrid DPWM (contd...)




Let  $v_{\text{LS}}[n] = 2$

$$\Rightarrow \frac{T_{\text{clk}}}{T_s} = \frac{f_s}{f_{\text{clk}}} = \frac{1}{2^{(n_{\text{DPWM}} - m)}}$$

[ For details, refer to 'Digital Control of High-frequency Switched ...', Wiley-IEEE Press, 2015 ]

# CONCLUSION

- Digital Pulse Width Modulation – Requirements and Challenges
- Counter-based DPWM Architecture
- Delay-line DPWM Architecture
- Hybrid DPWM Architecture



**THANK  
YOU !**