



NPTEL ONLINE CERTIFICATION COURSES

DIGITAL CONTROL IN SMPCs AND FPGA-BASED PROTOTYPING

Dr. Santanu Kapat

Electrical Engineering Department, IIT KHARAGPUR

Module 01: Introduction to Digital Control in SMPCs

Lecture 09: Levels of Digitization in Multi-loop Feedback Control in SMPCs




CONCEPTS COVERED


- Recap of analog current mode control
- Digitizing in multi-loop feedback control
- Sampling and quantization
- Summary of multi-loop digital control
- Performance and cost trade-offs

Peak CMC in a Buck Converter


Buck Converter





Inside Analog Peak CMC Architecture



Overall Analog Current Mode Control




Digitization of CMC: Architecture-I




- Current feedback in analog domain
- Voltage feedback in digital domain

Digitization of CMC: Architecture-II



- Current and voltage feedback both are in digital domain


Digitization of CMC: Architecture-II (contd...)



Digital Implementation


Fully Digital CMC with Ripple Emulation

Performance Aspects



Digital domain


Mixed-signal CMC architecture



Digital Implementation


Fully digital CMC architecture

Cost Aspects



Digital domain


Mixed-signal CMC architecture



Digital Implementation


Fully digital CMC architecture

Performance/Cost Trade-offs



Digital domain

Mixed-signal CMC architecture




Digital Implementation

Fully digital CMC architecture

CONCLUSION

- Recap of analog current mode control
- Digitizing in multi-loop feedback control
- Sampling and quantization
- Summary of multi-loop digital control
- Performance and cost trade-offs



**THANK
YOU !**