

NPTEL ONLINE CERTIFICATION COURSES

DIGITAL CONTROL IN SMPCs AND FPGA-BASED PROTOTYPING

Dr. Santanu Kapat Electrical Engineering Department, IIT KHARAGPUR

Module 02: Fixed and Variable Frequency Digital Control Architectures

Lecture 13: Overview of Digital Pulse Width Modulator Architectures





CONCEPTS COVERED

- Digital Pulse Width Modulation (DPWM) Requirements and Challenges
- Counter-based DPWM Architecture
- Other DPWM Architectures
- Delay-line DPWM Architecture
- Hybrid DPWM Architecture


Digital Pulse Width Modulator (DPWM) Architectures

- (1) Counter-based DPWM
- (2) Delay Line-based DPWM
- (3) Hybrid DPWM






Counter-based DPWM










${\it Counter-based\ DPWM-Requirements}$



Modulator duty cycle resolution


$$q_{\scriptscriptstyle D} \triangleq rac{\Delta t_{\scriptscriptstyle
m DPWM}}{T_{\scriptscriptstyle s}}$$

For counter based DPWM






Counter-based DPWM – Requirements and Challenges




$$q_{\scriptscriptstyle D} = rac{T_{\scriptscriptstyle
m clk}}{T_{\scriptscriptstyle s}} = rac{1}{N_{\scriptscriptstyle r}}$$







Delay Line-based DPWM (contd...)




■ <u>Disadvantage</u>:


The length of the delay line and the size of the multiplexed grow exponentially with the number of bits $n_{\rm DPWM}$



Hybrid DPWM









[A. P. Dancy, et Al., "High-efficiency multiple-output DC-DC ... " IEEE Trans. VLSI, June 2000]






Hybrid DPWM (contd...)











IIT Kharagpur

CONCLUSION

- Digital Pulse Width Modulation Requirements and Challenges
- Counter-based DPWM Architecture
- Delay-line DPWM Architecture
- Hybrid DPWM Architecture

