



**NPTEL ONLINE CERTIFICATION COURSES**

# **DIGITAL CONTROL IN SMPCs AND FPGA-BASED PROTOTYPING**

**Dr. Santanu Kapat**

**Electrical Engineering Department, IIT KHARAGPUR**

**Module 04: Modeling Techniques and Mode Validation using MATLAB**


**Lecture 32: Discrete Time Modeling with Closed Current Loop**



## CONCEPTS COVERED

- Discrete-time modeling analog current loop
- Current loop stability under mixed-signal CMC
- Current-loop stability under fully digital CMC
- Need for going closed-loop stability analysis

# Fixed Frequency Analog Peak CMC – Current Loop Stability



[ For details, refer to [Lecture~23, NPTEL “Control and Tuning Methods ...” course](#) ([Link](#))

## Current Loop Stability Analysis (contd...)

$$\text{Thus, } i_{n+1} = i_{\text{ref}} + m_2 \left( \frac{i_{\text{ref}} - i_n}{m_1} \right) - m_2 T = - \left( \frac{m_2}{m_1} \right) i_n + \left( 1 + \frac{m_2}{m_1} \right) i_{\text{ref}} - m_2 T$$


$dT = \frac{i_{\text{ref}} - i_n}{m_1}$

Perturbed current dynamics becomes

$$\tilde{i}_{n+1} = - \left( \frac{m_2}{m_1} \right) \tilde{i}_n + \left( 1 + \frac{m_2}{m_1} \right) \tilde{i}_{\text{ref}}$$

### Assumptions:

1. Perturbations in slopes are neglected
2. Nonlinear perturbed (product) terms are neglected



[ For details, refer to [Lecture~23, NPTEL “Control and Tuning Methods ...” course](#) ([Link](#))

## Current Loop Stability Analysis (contd...)

For constant reference,  $\tilde{i}_{\text{ref}} = 0$ ;

Thus,  $\tilde{i}_{n+1} = -\left(\frac{m_2}{m_1}\right)\tilde{i}_n$

inner current-loop stability due to the perturbation in  $i_n$   
 $\tilde{i}_n(z) \left(z + \frac{m_2}{m_1}\right) = 0$   
 $z = -\frac{m_2}{m_1}$

For inner loop stability,

$$\left| \frac{m_2}{m_1} \right| < 1$$

Slope	Buck Converter	Boost Converter
$m_1 \checkmark$	$\frac{V_{\text{in}} - V_{\text{o}}}{L}$	$\frac{V_{\text{in}}}{L}$
$m_2$	$\frac{V_{\text{o}}}{L}$	$\frac{V_{\text{o}} - V_{\text{in}}}{L}$

[ For details, refer to [Lecture~23, NPTEL “Control and Tuning Methods ...” course](#) ([Link](#))

## Current Loop Stability Analysis (contd...)

### ■ Buck Converter:

$$\left| \frac{m_2}{m_1} \right| = \left| \frac{V_o}{V_{in} - V_o} \right| = \frac{V_o}{V_{in} - V_o} \quad (\text{Since } 0 < V_o < V_{in} )$$

$$\therefore \frac{V_o}{V_{in} - V_o} < 1$$

$$\Rightarrow \frac{V_o}{V_{in}} < \frac{1}{2}$$

$$\Rightarrow D < 0.5$$

[ For details, refer to [Lecture~23](#), NPTEL “Control and Tuning Methods ...” course ([Link](#))

## Current Loop Stability Analysis (contd...)

- Boost Converter:

$$\frac{m_2}{m_1} = \frac{V_o - V_{in}}{V_{in}}$$


$$\therefore \frac{V_o - V_{in}}{V_{in}} < 1$$

$$\Rightarrow V_o < 2V_{in}$$

$$\Rightarrow D < 0.5$$

[ For details, refer to [Lecture~23](#), NPTEL “Control and Tuning Methods ...” course ([Link](#))

## Fixed Frequency Mixed Signal Peak CMC – Current Loop Stability



$$i_{\text{ref}}[n] = i_L[n] + m_1 dT$$

$$i_L[n+1] = i_{\text{ref}}[n] - m_2(1-d)T$$

$$i_L[n+1] = i_L[n] + m_1 dT - m_2(1-d)T$$


$$i_L[n+1] = i_L[n] + (m_1 + m_2)dT - m_2T$$

$$dT = \frac{i_{\text{ref}}[n] - i_L[n]}{m_1}$$

$$\Rightarrow i_L[n+1] = i_L[n] + \frac{m_1 + m_2}{m_1} (i_{\text{ref}}[n] - i_L[n]) - m_2T$$



## Fixed Frequency Mixed Signal Peak CMC – Current Loop Stability



Z transform

$$\frac{\tilde{i}_L(z)}{\tilde{i}_{\text{ref}}(z)} = \frac{1 + \frac{m_2}{m_1}}{z + \frac{m_2}{m_1}} \Rightarrow \left| \frac{m_2}{m_1} \right| < 1 \Rightarrow D < 0.5$$

$$i_L[n+1] = i_L[n] + \frac{m_1 + m_2}{m_1} (i_{\text{ref}}[n] - i_L[n]) - m_2 T$$

Perturbed dynamics

$$\tilde{i}_L[n+1] = \tilde{i}_L[n] + \frac{m_1 + m_2}{m_1} (\tilde{i}_{\text{ref}}[n] - \tilde{i}_L[n])$$


$$0 < \frac{m_2}{m_1} < 1$$

zero-input stability  
 $\downarrow$   
 $(\tilde{i}_{\text{ref}} = 0)$

Same as  
 analog CMC!!

Fixed reference current  $i_{\text{ref}}$

# Fixed Frequency Fully Digital Peak CMC – Current Loop Stability



$$i_L(t) = i_L[n-1] + m_c t$$

during  $n^{\text{th}}$  clock cycle

$$i_L[n+1] = i_L[n] + m_1 d[n]T - m_2 (1 - d[n])T$$

$$i_L[n+1] = i_L[n] + (m_1 + m_2)d[n]T - m_2 T$$


$$d[n]T = \frac{i_{\text{ref}}[n] - i_L[n-1]}{m_c}$$

say:  $a = \frac{m_1 + m_2}{m_c}$

$$\Rightarrow i_L[n+1] = i_L[n] + \frac{m_1 + m_2}{m_c} (i_{\text{ref}}[n] - i_L[n-1]) - m_2 T$$

$$m_1 = \frac{v_{in} - v_o}{L}$$

## Fixed Frequency Fully Digital Peak CMC – Current Loop Stability



$$i_L[n+1] = i_L[n] + \frac{m_1 + m_2}{m_c} (i_{\text{ref}}[n] - i_L[n-1]) - m_2 T$$


Perturbed dynamics

$$\tilde{i}_L[n+1] = \tilde{i}_L[n] + \underbrace{\frac{m_1 + m_2}{m_c}}_{=a} (\tilde{i}_{\text{ref}}[n] - \tilde{i}_L[n-1])$$

Apply Z transform

$$z\tilde{i}_L(z) = \tilde{i}_L(z) + a\tilde{i}_{\text{ref}}(z) - az^{-1}\tilde{i}_L(z)$$

# Fixed Frequency Fully Digital Peak CMC – Current Loop Stability



Z transform

$$z\tilde{i}_L(z) = \tilde{i}_L(z) + a\tilde{i}_{\text{ref}}(z) - az^{-1}\tilde{i}_L(z)$$


$$\tilde{i}_L(z) [z - 1 + az^{-1}] = \tilde{i}_{\text{ref}}(z) a$$

*Handwritten notes:*  
 $\tilde{i}_L(z) [z^2 - z + a] = 0$  if  $\tilde{i}_{\text{ref}}(z) = 0$   
 zero-input stability  
 roots of  $z$  must be inside the unit circle

$$\frac{\tilde{i}_L(z)}{\tilde{i}_{\text{ref}}(z)} = \frac{az}{z^2 - z + a}$$

where  $a = \frac{m_1 + m_2}{m_c}$

# Fixed Frequency Fully Digital Peak CMC – Current Loop Stability



$$\frac{\tilde{i}_L(z)}{\tilde{i}_{\text{ref}}(z)} = \frac{az}{z^2 - z + a}$$

$a > 0$

where  $a = \frac{m_1 + m_2}{m_c}$

For current-loop stability

$$a < 1 \Rightarrow \frac{m_1 + m_2}{m_c} < 1$$

↓


$$m_c > m_1 + m_2$$

$z^2 - z + a = 0$   
 $\left(z - \frac{1}{2}\right)^2 = \left(\frac{1}{2}\right)^2 - a$   
 $z = \frac{1}{2} \pm \frac{1}{2} \sqrt{1 - 4a}$

$m_c > m_1 + m_2$

[S. Kapat, “Beyond Stability and Performance Limits in Digital Current Mode Control ...”, *IEEE APEC*, 2021]

## Fixed Frequency Fully Digital Peak CMC – Closed-Loop Stability



$$\underline{m_c > m_1 + m_2}$$


- Need to study closed-loop stability!!
- Detailed system model needed

[S. Kapat, “Beyond Stability and Performance Limits in Digital Current Mode Control ...”, *IEEE APEC*, 2021]

## CONCLUSION

- Discrete-time modeling analog current loop
- Current loop stability under mixed-signal CMC
- Current-loop stability under fully digital CMC
- Need for going closed-loop stability analysis





**THANK  
YOU !**