

NPTEL ONLINE CERTIFICATION COURSES

DIGITAL CONTROL IN SMPCs AND FPGA-BASED PROTOTYPING

Dr. Santanu Kapat
Electrical Engineering Department, IIT KHARAGPUR

Module 04: Modeling Techniques and Mode Validation using MATLAB

Lecture 35: Validation of Discrete-Time Large-Signal Models using MATLAB – Part I






CONCEPTS COVERED


- Recall of digital control architectures and MATLAB models
- Steps for simulation using MATLAB detailed switch models and discrete-time large-signal models
- MATLAB codes and step-by-step methods for model validation
- Validation case studies using a Buck Converter


Overall Plan for MATLAB based Validation





Digital Voltage Mode Control (DVMC) of Buck Converter










Device Under Test (DUT) for Validation of DT Large-Signal Model





Validation of DT Large-Signal Model under Closed Loop

- a) Using actual switch simulation
 - 1. Provide initial conditions for $v_C(t)$ and $i_L(t)$
 - 2. Do not turn on S_L for 1 ms and let the converter reach steady-state
 - 3. Apply a load step
 - 4. Capture time domain data and store as v_o and i_L



Validation of DT Large-Signal Model under Closed Loop (contd...)

- b) Using DT large-signal model
 - 1. Provide initial conditions for $v_C(t)$ and $i_L(t)$ same as those in switch simulation
 - 2. Let the DT large-signal model run for 1 ms
 - 3. Capture $v_o(t)$ and $i_L(t)$ as the state variables throughout the simulation time



Validation of DT Large-Signal Model under Closed Loop (contd...)

- b) Using DT large-signal model
 - 4. Change the load resistance at 1 ms to emulate a load step
 - 5. Capture $v_o(t)$ and $i_L(t)$ as state variables for every sampling cycle throughout the simulation run time
 - 6. Compare the captured data of v_o & i_L for DT large-signal validation



buck_conv_DVMC_simulation.m

```
clear; close all; clc;
%% Setting parameters

buck_parameter;


DCM_En=0;
N_tran=500; T_tran=2*N_tran*T;
t_start=0; t_sim=T_tran;
%% Controller parameters

Kp=10; Ki=0.3; Kd=20; t_s=0.1*T;
V_m=10; R1=1; R2=0.05; R=R1;

I_L_int=1; V_c_int=0.99;
V_s_int=V_c_int; V_integral=0;
.....
```

buck_parameter.m


% output inductance L = 0.5e-6; C=200e-6; % output capacitance T=2e-6;% switching time period r_L=5e-3; // inductor DCR $v_d=0.55$ % diode voltage drop r 1≠5e-3; % HS MOS on resistance % LS MOS on resistance $r_d = 5e-3;$ $r_C=3e-3;$ % capacitor ESR Vin=12; ≰ % input voltage Vref=1; **⋖** % ref. output voltage % max. load current Io $\max = 20$:



$$R_2 = 0.05 \text{ N}$$


$$C_{02} = \frac{V_{02}}{R_2}$$











buck_conv_DVMC_simulation.m

```
sim('buck_converter_DVMC.slx');

t=buck_result.time; t_scale=t*le3;
x=buck_result.data; i_L=x(:,1);
V_cap=x(:,2); V_o=x(:,3);
V_s=x(:,4); V_n=x(:,5); Vr_d=x(:,6);
%% Plot subroutine
plot_buck_simulation;
```



buck_DT_LSM_TE.m

```
clc;
buck_parameter;
Kp=10; Ki=0.3; Kd=20;
t_s=0.1*T; V_m=10; R1=1;
R2=0.05; R=R1; N_tran=500;
buck_DT_model_matrices;
.....
```

buck_DT_model_matrices.m

```
alpha=R/(R+r\_C); \ r\_e=(r\_1+r\_L); \\ T\_s=t\_s; \ I\_den=[1\ 0;\ 0\ 1]; \\ \%\ \%\ Define\ system,\ input\ and\ output\ matrices \\ A\_on=[-(r\_e+(alpha*r\_C))/L \quad -alpha/L; \\ \quad alpha/C \quad -alpha/(R*C)]; \\ A\_off=A\_on,\ B=[1/L;\ 0]; \\ C\_m=[r\_C*alpha\ alpha];
```





buck_DT_LSM_TE.m

```
i_L_n=I_L_int; v_cap_n=V_c_int;
x_n=[i_L_n; v_cap_n];
V_o_s=C_m*x_n; Vsam=v_cap_n;
V_intg_int=0; Ve_int=0;
tl=0; tl_scale=tl*le3;

figure(1)
plot(tl_scale,x_n(1),'o','Linewidth', 2); hold on; grid on;
figure(2)
plot(tl_scale,Vsam,'o','Linewidth', 2); hold on; grid on;
.....
```




```
buck_DT_LSM_TE.m
buck_DT_dynamics.m
                                to Ntran
for n=0:N_tran-1
                                                       %% DT Large-Signal Model
  figure(2)
                                                    <-- buck_DT_dynamics; <-
  plot(t1_scale, Vsam, 'o', 'Linewidth', 2); hold on; grid on;
                                                        R=R2; N_tran=500;
  Ve=(Vref-Vsam);
                                                      buck_DT_model_matrices;
  V_intg=V_intg_int+(Ki*Ve); V_intg_int=V_intg
                                                        V_o_s=C_m*x_n;
  V_der=Kd*(Ve-Ve_int); Ve_int=Ve;
                                                       V_{sam} = V_{os};
  Vcon=(Kp*Ve)+V_intg+V_der; D_temp=Vcon/V_m;
                                                      ⇒buck_DT_dynamics;
    if D temp<0
                                                        Vion
      D=0:
    elseif D_temp>1
      D=1:
```



buck_DT_dynamics.m


```
else D=D_temp; end  A\_LS = (\exp (A\_on^*T)); \\ B\_LS = (\exp (A\_on^*(T-(D^*T)-T_s)))^*((\exp (A\_on^*(D^*T)))-I\_den)^*(inv(A\_on))^*B; \\ x\_nI = A\_LS * x\_n + B\_LS * Vin; \\ tI = t1 + T; t1\_scale = t1*1e3; \\ x\_n = x\_n1; V\_o\_s = C\_m * x\_n; Vsam = V\_o\_s; \\ figure(1) \\ plot(t1\_scale, x\_n(1), o', 'Linewidth', 2); hold on; grid on; \\ end \\  B_{AO} = C\_n + A_{O} + A_
```















CONCLUSION

- Recall of digital control architectures and MATLAB models
- Steps for simulation using MATLAB detailed switch models and discrete-time large-signal models
- MATLAB codes and step-by-step methods for model validation
- Validation case studies using a Buck Converter

