



(COMPUTER ORGANIZATION AND ARCHITECTURE)

Computer Architecture


- Deals with functional behaviour of computer system
- Design Implementation for the various parts of computer.

Computer Organization

- Deals with function structural relationship.
- Operational attributes are linked together and contribute to realize the architectural specification

COMPUTER ARCHITECTURE

Definition : It is the design of computer, including their instruction sets, hardware components and system organization

Eg.

Instruction set Architecture (ISA)


$$\underline{x = 2 + 3}$$

MOV R1, 02H



MOV R2, 03H

ADD R1, R2


STORE X, R1

Hardware System Architecture (~~HSA~~ HSA)


CLASSIFICATION OF COMPUTER ARCHITECTURE



Harvard Architecture → have separate memory unit



Modified Harvard Architecture




Flynn's Taxonomy


Computer Architecture

Control \rightarrow CPU
Operate \rightarrow ALU

\rightarrow SISD (single Instruction stream, Single Data stream)




\rightarrow SIMD (single Instruction stream, multiple Data stream)





\rightarrow MISD (multiple Instruction stream, single Data stream)

\rightarrow MIMD (multiple Instruction stream, multiple Data stream)



Memory is the faculty of the brain by which data or information is encoded, stored, and retrieved when needed.




Frequency : 2 GHz

$$\text{Time} : \frac{1}{\text{frequency}}$$

$$= \frac{1}{2 \times 10^9} \text{ sec} = \frac{1}{2} \times 10^{-9} \text{ sec}$$

$$= \frac{1}{2} \text{ nsec.}$$

Primary memory → Dynamic Random Access Memory
DRAM



Both are volatile means they can only retain the data until the power is off.

In each memory chip there is a transistor with which a capacitor is associated

CACHE → Static Random Access Memory
SRAM

Don't have any capacitor but it is costly than main or primary memory


Secondary memory → Hard Disc.

- Slower than Primary Memory
- retains Data Permanently
- Bigger in size
- Cost effective
- Semi Random accessibility

Memory Hierarchy

Registers are small, high speed memory unit located in CPU and that store more frequently used data and instruction, and have fastest access time, and smallest storage capacity.

Cache memory is small, fast memory unit located close to CPU. It is designed to minimize the time it takes to access data by providing CPU with quick access to frequently used data.




device through I/O processor. It is less expensive and with Auxiliary memory implemented by using Dynamic RAM.

PAGE NO.:

secondary memory - They are used to store as backup storage. They are cheaper than main memory and large in size generally in few TB.

Memory Interfacing


- Part of computer organization
- Deals with the way of connecting various levels of memory units to processor & I/O peripherals.



Processor

unit of measuring : MIPS (Million Instruction Per second)


Way 1.



Effective / Average memory Access Time (T_{avg}) :

$$H_1 T_1 + ((1-H_1) \times H_2) T_2 + ((1-H_1) \times (1-H_2)) T_3$$

Way 2.



Processor

Access Time T₁ T₂ T₃

Hit ratio H₁ H₂


$$T_{avg} = H_1 T_1 + ((1-H_1) \times H_2) (T_1 + T_2) + ((1-H_1) \times (1-H_2)) (T_1 + T_2 + T_3)$$

ISRO CS 2019

Q.

A cache memory needs an access time of 30ns and main memory 150 ns, what is the average access time of CPU (assume hit ratio = 80%.)

Sof




Access Time

$$T_{\text{Cache}} = 30 \text{ ns}$$

$$T_{\text{MM}} = 150 \text{ ns}$$

Hit Ratio

$$H_{\text{Cache}} = 80\% = 0.8$$



Access Time

$$T_{\text{Cache}} = 30 \text{ ns}$$

$$T_{\text{MM}} = 150 \text{ ns}$$

Hit Ratio

$$H_{\text{Cache}} = 80\% = 0.8$$

$$T_{\text{avg}} = H_{\text{Cache}} T_{\text{Cache}} + (1-H_{\text{Cache}})$$

 $(T_{\text{Cache}} + T_{\text{MM}})$

$$= 0.8 \times 30 + (1-0.8) \times 150$$

 $(30 + 150) \text{ ns}$

$$= 24 + 0.2 \times 180$$

$$= \underline{\underline{60 \text{ ns}}}$$


$$\begin{aligned} T_{\text{avg}} &= H_{\text{Cache}} T_{\text{Cache}} + (1-H_{\text{Cache}}) T_{\text{MM}} \\ &= 0.8 \times 30 + (1-0.8) \times 150 \text{ ns} \\ &= 24 + 0.2 \times 150 = \underline{\underline{54 \text{ ns}}} \end{aligned}$$

Register Transfer language

→ Register - collection of individual flip flops connected in numbers to form different types of register.

→ Computer registers are designated by capital letters.
→ For example,


- MAR → Memory Address Register
- PC → Program Counter
- IR → Instruction Register
- R1 → Processor Register



16 bit.

L → Lower
H → higher

PAGE NO.:



Microoperations

- The operations executed on data stored in registers are called microoperations.
- A microoperation is an elementary operation performed on the information stored in one or many registers.
- The result of the operation may replace the previous binary information of a register or may be transferred to another register.
- Eg: shift, count, clear and load.

Register Transfer Language


- The symbolic notation used to describe the microoperation transfer among registers is called register transfer language.
- The term "register transfer" implies the availability of hardware logic circuit that can perform a stated microoperation and transfer the result of the operation to the same or another register.
- A register transfer language is a system for expressing in symbolic form the microoperation sequence among the registers of a digital module.

- Information transfer from one register to another is designated in symbolic form by means of a replacement operator is known as Register Transfer.
- The statements

$R_2 \leftarrow R_1$

denotes a transfer of the content of register R_1 into register R_2 .

previous content of R_2 will be overridden by the new content of R_1 but that doesn't mean that content of R_1 will be deleted.



Register Transfer with Control function.

- Normally, we want the transfer to occur only under a predetermined control condition using if-then statement.


if($P=1$) then ($R_2 \leftarrow R_1$)
where P is a control signal generated in the control section.

- ~~when~~ A control function is a Boolean variable that is equal to 1 or 0. The control function is included in the statement as follows:

$P : R_2 \leftarrow R_1$

NOTE! Transfer will occur only when the signal goes low.

PAGE NO.:




when control circuit will send signal $P=1$. And this 1 is connected to the load i/p of register R2 and that means when load is would be enable for R2 then content of R1 will be transferred to R2.

Bus and Memory Transfer


common bus system for 4 registers

- A typical digital computer has many registers and paths must be provided to transfer information from one register to another.
- The number of wires will be excessive if separate lines are used between each register and all other registers in the system.



wiring become complex when we add ~~more~~ registers so Register B
for that we have a solution common bus system

- Common Bus system is more efficient scheme for transferring information in a system with many registers.



- In general, a bus system will multiplex k registers of n bits each to produce an n-line common bus.
- The number of multiplexer needed to construct the common bus is equal to n, the number of bits in each register.
- The size of each multiplexer must be ~~k~~ k × 1 since it multiplexes k data lines
- For eg. a common bus of 8 registers of 16 bits requires
 - Multiplexers - 16 of (8 × 1)
 - Select lines - 3



Tri-State Buffer


- A three state gate is a digital circuit that exhibits three states.
- Two of the states are signals equivalent to logic 1 and 0 as in a conventional gate.
- The third state is high impedance state which behaves like an open circuit, which means that the o/p is disconnected and does not have logic significance.



- The control i/p determines the o/p state. When the control i/p C is equal to 1, the o/p is enabled and the gate behaves like any conventional buffer, with the o/p equal to the normal i/p.
- When the control i/p C is 0, the o/p is disabled and the gate goes to a high impedance state, regardless of the value in the normal i/p.

Application

Common bus system using decoder and tri state buffer.



Arithmetic Microoperations

→ Arithmetic microoperations perform arithmetic operations on numeric data stored in registers

Add Microoperation

$$R_3 \leftarrow R_1 + R_2$$

Subtract Microoperation

$$R_3 \leftarrow R_1 - R_2$$

$$R_3 \leftarrow R_1 + \bar{R}_2 + 1$$

Symbolic Designation

Description

$$R_3 \leftarrow R_1 + R_2$$

Content of R₁ plus R₂ transferred to R₃

$$R_3 \leftarrow R_1 - R_2$$

Content of R₁ minus R₂ transferred to R₃

$R_2 \leftarrow \overline{R_2}$

(Complement to contents of R_2 (1's complement))

$R_2 \leftarrow \overline{R_2} + 1$

2's complement of the content of R_2 (negate)

$R_3 \leftarrow R_1 + \overline{R_2} + 1$

R_1 plus the 2's complement of R_2 (subtraction)

$R_1 \leftarrow R_1 + 1$

Increment the content of R_2 by 1

$R_1 \leftarrow R_1 - 1$


Decrement the content of R_1 by one

Memory Transfer

- Read Operation : The transfer of information from a memory word to the outside environment is called a read operation.
- Write Operation : The transfer of new information to be stored into the memory is called a write operation.
- A memory word will be symbolized by the letter M.
- It is necessary to specify the address of M when writing memory transfer operation.
- This will be done by enclosing the address in square brackets following the letter M.
- Consider a memory unit that receives the address from a register, called the address register, symbolized by AR
- The data are transferred to another register, called the data register, symbolized by DR. The read operation can be stated as follows:


Read : $DR \leftarrow M[AR]$

- This causes transfer of information into DR from the memory word M selected by the address in AR.
- The write operation transfer the content of a data register to a memory word M selected by the address. Assume that the input-data are in register R1 and the address is in AR.
- Write operation can be stated symbolically as follows:
write : $M[AR] \leftarrow R1$
- This causes a transfer of information from R1 into memory word M selected by address AR.



Binary Adder


- The digital circuit that generates the arithmetic sum of two binary numbers of any length is called binary adder.
- Eg.
$$\begin{array}{r}
 C & 1 & 1 & 1 & 0 \\
 R1 & 1 & 1 & 0 & 1 \\
 R2 & + 0 & 1 & 1 & 1 \\
 \hline
 \text{sum} & 1 & 0 & 1 & 0 & 0
 \end{array}$$



- The binary adder is constructed with full adder circuit connected in cascade, with the output carry from one full adder connected to the input carry of the next full adder.

Binary Adder Subtractor

- The subtraction of binary number can be done most conveniently by means of complements
- Remember that the subtractor $A - B$ can be done by taking the 2's complement of B and adding it to A.
- The 2's complement can be obtained by taking the 1's complement and adding one to the least significant pair of bits. The 1's complement can be implemented with inverter and a one can be added to the sum through the input carry.
- The addition and subtraction operation can be combined into a common circuit by including an exclusive OR gate with each full adder.
- The mode input M controls the operation.
when $M=0$ the circuit is an Adder
 $M=1$ the circuit becomes a Subtractor



for unsigned number,

If $A \geq B$, then $A - B$

If $A < B$, then $B - A$

for signed numbers,

result is $A - B$, provided that there is no overflow

4 bit Binary Incrementer


- The increment micro operation adds one to a number in a register.
- for eg., if a 4 bit register has a binary value 0110, it will go to 0111 after it is incremented.

$$\begin{array}{r}
 0110 \\
 + \quad 1 \\
 \hline
 0111
 \end{array}$$

→ ~~Flow diag~~

Eg.

C	0	0	1	
R1	1	1	0	1
Sum	1	1	1	0



- One of the input to the least significant half adder (HA) is connected to the logic-1 and the other input is connected to the least significant bit of the number to be incremented.
- The output carry from one half adder is connected to one of the inputs of the next higher order half adder.
- The circuit receives the four bits from A_0 through A_3 , adds one to it, and generates the incremented output in S_0 through S_3 .
- The output carry C_4 will be 1

4 Bit Arithmetic Circuit

- The arithmetic micro-operations can be implemented in one composite arithmetic circuit.
- The basic component of an arithmetic circuit is the parallel adder.
- By controlling the data inputs to the adder, it is possible to obtain different types of arithmetic operations.
- The output of binary adder is calculated from arithmetic sum

$$D = A + Y + C_n$$

$A \rightarrow$ fixed input
 $Y \rightarrow$ multiplexed i/p.

→ Hardware implementation consist of :

- 1.) 4 full adder circuits that constitute the 4 bit adder and 4 multiplexers for choosing different operations
- 2.) There are two 4 bit inputs A and B

The four inputs from A go directly to the X inputs of the binary adder. Each of the four inputs from B is connected to the data inputs of the multiplexers. The multiplexer data inputs also receive the complement of B.

- 3.) The other two data inputs are connected to logic 0 and logic -1. Logic 0 is a fixed voltage value (0 volts for TTL integrated circuits) and the logic-1 signal can be generated through an inverter whose input is 0.
- 4.) The four multiplexers are connected controlled by two selection inputs, S₁ and S₀.
- 5.) The input carry cin goes to the carry input of the FA in the least significant position. The other carries are connected from one stage to the next.
- 6.) 4 bit output D₀ ... D₃


Decrement using 2's complement

$$\begin{array}{r}
 1101 \\
 - 1 \\
 \hline
 1100
 \end{array}
 \quad \xrightarrow{\text{2's complement}}
 \quad
 \begin{array}{r}
 1101 \\
 + 1 \\
 \hline
 1110
 \end{array}$$

Discard carry

$$D = A + Y + C_n$$

$$\text{Decrement} = A + 1111 + 0$$



S_1	S_0	Cin	Y	$D = A + Y + Cin$	Microoperation
0	0	0	B	$D = A + B$	Add
0	0	1	B	$D = A + B + 1$	Add with carry
0	1	0	B'	$D = A + B'$	Subtract with borrow
0	1	1	B'	$D = A + B' + 1$	Subtract
1	0	0	0	$D = A$	Transfer
1	0	1	0	$D = A + 1$	Increment A
1	1	0	1	$D = A - 1$	Decrement A
1	1	1	1	$D = A$	Transfer A

Logic Microoperations

- Logic micro operations specify binary operations for strings of bits stored in register.
- These operations consider each bit of the register separately and treat them as binary variable.

Eg.


$$R3 \leftarrow R1 \oplus R2$$

$$\begin{array}{r} R1 \quad 1 \ 0 \ 1 \ 0 \\ R2 \quad \oplus \ 1 \ 1 \ 0 \ 0 \\ \hline R1 \text{ after } P=1 \quad 0 \ 1 \ 1 \ 0 \end{array}$$

16 Logic Microoperations

Boolean Function	Microoperation	Name
$F_0 = 0$	$F \leftarrow 0$	Clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = \bar{x}y'$	$F \leftarrow A \wedge \bar{B}'$:
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \bar{A} \wedge B$	
$F_5 = y$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive OR
$F_7 = x+y$	$F \leftarrow A \vee B$	OR
$F_8 = (x+y)'$	$F \leftarrow \overline{A \vee B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \overline{A \oplus B}$	Exclusive - NOR
$F_{10} = y'$	$F \leftarrow \bar{B}$	Complement B
$F_{11} = x+y'$	$F \leftarrow A \vee \bar{B}$	
$F_{12} = x'$	$F \leftarrow \bar{A}$	Complement A
$F_{13} = x'+y$	$F \leftarrow \bar{A} \vee B$	
$F_{14} = (xy)'$	$F \leftarrow \overline{A \wedge B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all 1's}$	Set to all 1's

Hardware implementation of logic circuit



S_1	S_0	Output	Operation
0	0	$E = A \wedge B$	AND
0	1	$E = A \vee B$	OR
1	0	$E = A \oplus B$	XOR
1	1	$E = \bar{A}$	Complement

Application of logic Microoperations

1. Selective set operations

- The selective-set operation set to 1 the bits in register A where there are corresponding 1's in register B
 - It does not affect bit positions that have 0's in B
 - The OR microoperation can be used to selectively set bits of a register

Where ever their are 1 1 0 1 0 A before
 in B register corresponding 1 1 0 0 B (logic operand)
 bit in A register 1 1 1 0 A after.
 will become 1

(2.) Selective Complement Operation

- The selective - complement operation complements bits in A where there are corresponding 1's in B.
- It does not affect bit positions that have 0's in B.
- The exclusive OR microoperation can be used to selectively set bits of a registers.

Wherever their are 1 0 1 0 A before

one in B the corresponding $\frac{1}{1} \ 1 \ 0 \ 0$ B (logic operand)
bit of A will be 0 1 1 0 A after
complemented

(3.) Selective Clear Operation

- The selective clear operation clear to 0 the bits in A only where there are corresponding 1's in B.
- It does not affect bit positions that have 0's in B.
- The corresponding logic microoperation is $A \leftarrow A \text{ AND } B$

Wherever their are 1 0 1 0 A before

in B the corresponding $\frac{1}{1} \ 1 \ 0 \ 0$ B (logic operand)
bit of A will be 0 0 1 0 A after.

(4.) Mask Operation

- The mask operation is similar to the selective-clear operation except that the bits of A are cleared only where there are ~~com~~ corresponding 0's in B.
- The mask operation is ~~and~~ an AND microoperation

where their are 0 in 1 0 1 0 A before

B corresponding bit of $\frac{1}{1} \ 1 \ 0 \ 0$ B (logic operand)
A will become 0 1 0 0 A after

(5.) Insert Operation

- The insert operation inserts a new value into a group of bits.
- This is done by first masking and then OR'ing them with required value.
- The mask operation is an AND microoperation and the insert operation is an OR microoperation.
- Consider an example of inserting * 1001 in place of 0110.

Mask

$$\begin{array}{r} A \quad 0110 \quad 1010 \\ B \quad 0000 \quad 1111 \\ \hline A \quad 0000 \quad 1010 \end{array}$$

Wherever there are zero in B corresponding A will become zero.

Wherever we want to insert new bits there we need to perform masking. Also, for masking we would be putting zero where we want to perform replace. So rest would be one.

Insert

$$\begin{array}{r} A \quad 0000 \quad 1010 \\ B \quad 1001 \quad 0000 \\ \hline A \quad 1001 \quad 1010 \end{array}$$

We have to perform ORing so, o/p of stage one is to be OR with the group of bit you want to replace and rest bit is to kept 0.

(6.) Clear Operation

- The clear operation compares the words in A and B and produces an all 0's result if the two numbers are equal.
- This operation is achieved by an exclusive-OR microoperation.

$$\begin{array}{r} 1010 \quad A \\ 1010 \quad B \\ \hline 0000 \quad A \leftarrow A \oplus B \end{array}$$

If both bits are same then P becomes 0.

Shift Microoperation


- Shift microoperations are used for serial transfer of data.
- Used in conjunction with arithmetic, logic and other data processing operations.
- The content of the register can be shifted to the left or the right.
- The first flip-flop receives its binary information from the serial input.
- The information transferred through the serial input ~~at~~ determines the type of shift.

Types of shift


(1.) Logical shift

- A logical shift is one that transfers 0 through the serial input

shl - logical shift left




shr - logical shift right




(2) Circular shift

- A circular shift (also known as a rotate operation) circulates the bits of the register around the two ends without loss of information.
- This is accomplished by connecting the serial o/p of the shift register to its serial input.

cil - circular shift left




cir - circular shift right


(3.) Arithmetic shift

- An arithmetic shift is a micro-operation that shifts a signed binary number to the left or right.
- An arithmetic shift left multiplies a signed binary number by 2.
- An arithmetic shift right divides the number by 2.

ashl - arithmetic shift left




ashr - arithmetic shift right




4 bit combinational circuit shifter

PAGE NO.:



S	H ₀	H ₁	H ₂	H ₃
0	IR	A_0	A_1	A_2
1	A_1	A_2	A_3	IL

4 bit Arithmetic Logic Shift Unit



S_3	S_2	S_1	S_0	Cin	Operation	Function
0	0	1	1	1	$F = A$	Transfer A
0	1	0	0	x	$F = A \wedge B$	AND
0	1	0	1	x	$F = A \vee B$	OR
0	1	1	0	x	$F = A \oplus B$	XOR
0	1	1	1	x	$F = A'$	Complement A
1	0	x	x	x	$F = \text{Shr } A$	Shift right A into F
1	1	x	x	x	$F = \text{Shl } A$	Shift left A into F

MODULE - 2


Instruction Code

- Program
 - A program is a set of instructions that specify the operations, operands and the sequence by which processing has to occur.
- Computer Instruction
 - A computer instruction is a binary code that specifies a sequence of microoperations for the computer.
 - The computer reads each instruction from memory and place it in a control register.
 - The control register then interprets the binary code of the instruction and proceeds to execute it by issuing a sequence of microoperations.

• Instruction Code

→ An instruction code is a group of bits that instruct the computer to perform a specific operation.

→ Eg.




• Operation Code (opcode)

- The operation code of an instruction is a group of bits that define such operations as add, subtract, multiply, shift and complement.
- The number of bits required for the operation code of an instruction depends on the total number of operations available in the computer.
- The operation code must consist of at least n bits for a given 2^n (or less) distinct operations.

• Stored Program Organization


$$4096 \rightarrow 2^{12}$$

so to point 15
each memory location we require 12 bit



Processor Register (Accumulator or AC)


Instruction format of basic computer




Direct and Indirect Addressing of memory

- If the second part of an instruction format specifies the address of an operand, the instruction is said to have a direct address.
- In Indirect address, the bits in the second part of the instruction designate an address of a memory word in which the address of the operand is found.

Direct Addressing




Indirect addressing




Common Bus System

- Computer Registers




Program Counter (12)

Holds address of instruction




Address Register (12)

Holds address of memory




Instruction Register (16)

Holds instruction code




Temporary Register (16)

Holds temporary data




Data Register (16)

Holds memory operand




Accumulator (16) or Processor Register
when we perform any microoperation
like arithmetic, shift etc. the result which
is getting generated will be stored into
the accumulator and also the processing
will be carried out onto this register
only.



Output Register (8)

Holds output character




Input Register (8)

Holds input character.

Load (LD) → It will allow data to store into the register
 Increment (INR) → it will increment the content of corresponding register
 means if the signal is high on INR the content
 of any of these register would be incremented by 1.
 Clear (CLR) → clear signal will clear the data of the
 particular signal that means it will make all
 the bits to be zero.
 So it will reset
 the register.

Memory
 4096 words
 16 bits per word


Common bus



Memory Reference Instruction uses 12 bits to specify an address and one bit to specify the addressing mode. I. I is equal to 0 for direct address and to 1 for indirect address.


Types of Computer Instruction

1. Memory Reference Instruction




	0 0 0 0	Address	
0000	0XXX	1000	AND the content of memory to AC
0001	1XXX	1001	Add the content of memory to AC
0010	2XXX	1010	Load memory word to AC
0011	3XXX	1011	Store content of AC in memory
0100	4XXX	1100	Branch unconditionally
0101	5XXX	1101	Branch and save return address
0110	6XXX	1110	Increment and skip if zero

2. Register Reference Instruction



The register reference instruction are recognized by the operation code 111 with a 0 in the leftmost bit. A register-reference instruction specifies an operation on or a test of the AC register. An operand from memory is not needed therefore, the other 12 bits are used to specify the operation or test to be executed.



7800	CLA	Clear AC
7400	CLE	Clear E
7200	CMA	Complement AC

7100	CME	complement E
7080	CIR	Circulate right AC and E
7040	CIL	Circulate left AC and E
7020	INC	Increment AC
7010	SPA	Skip next instruction if AC is positive
7008	SNA	Skip next instruction if AC is negative
7004	SZA	Skip next instruction if AC is zero
7002	SZE	Skip next instruction if E is zero
7001	HLT	Halt computer

3. Input - Output Instruction

15	14	13	12	11	0
1	1	1	1	I/O operation	

An input output instruction does not need a reference to memory and is recognized by the operation code 111 with a 1 in the leftmost bit of the instruction. The remaining 12 bits are used to specify the type of input - output operation or test performed.

1	1	1	1	0	0	0	0	1	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---

F800 INP Input character to AC

F400 OUT Output character from AC

F200 SKI Skip on input flag

F100 SKO Skip on output flag

F080 ION Interrupt on

F040 IOF Interrupt off

- Instruction set completeness

→ Instruction set is said to be complete if it includes sufficient number of instruction in each of the following categories:

1. Arithmetic, logical and shift instructions
2. Instructions for moving information to and from memory and processor registers
3. Program control instruction together with instruction that check status conditions
4. Input and output instructions.

Control Unit of Basic Computer


- Control organization with timing diagram

→ Components of control unit

1. Two decoders
2. A sequence counter
3. Control logic gates

→ An instruction read from memory is placed in the instruction register (IR). In control unit the IR is divided into three parts: 1 bits, the operation code (12-14) bits, and bits 0 through 11.

→ The operation code in bits 12 through 14 are decoded with a 3×8 decoder.




- Bit -15 of the instruction is transferred to a flip flop designated by the symbol I.
- The eight outputs of the decoder are designated by the symbols D_0 through D_7 . Bit 0 through 11 are applied to the control logic gates. The 4 bit sequence counter can count in binary from 0 through 15. The output of counter are decoded into 16 timing signals T_0 through T_{15} .
- The sequence counter SC can be incremented or clear synchronously. Most of the time, the counter is incremented to provide the sequence of timing signals out of 4×16 decoder. Once in a while, the counter is cleared to 0, causing the next timing signal to be T_0 .
- As eg, consider the case where SC is incremented to provide timing signals T_0 ,

T_1, T_2, T_3 and T_4 in sequence. At time T_4 , SC is cleared to 0 if decoder output D_3 is active. This is expressed symbolically by the statement

$$D_3 T_4 : SC \leftarrow 0$$

when D_3 and T_4 both are 1 at time

D_3 and T_4 then SC is made to 0 means clear



→ The last three waveform shows how SC is cleared when $D_3 T_4 = 1$ output D_3 from the operation decoder becomes active at the end of timing signal T_2 . When timing signal T_4 becomes active, the output of the AND gate that implements the control function $D_3 T_4$ becomes active.

→ This signal is applied to the CLR input of SC. On the next positive clock transition the counter is cleared to 0. This causes the timing signal T_0 to become active instead of T_5 that would have been active if SC were incremented instead of cleared.

Instruction Cycle

→ A program residing in the memory unit of the computer consists of a sequence of instruction. In the basic computer each instruction cycle consist of the following phases :

- 1.) fetch an instruction from memory
 - 2.) Decode the instruction
 - 3.) Read the effective address from memory if the instruction has an indirect address
 - 4.) Execute the instruction
- After step 4, the control goes back to step 1 to fetch, decode and execute the next instruction
- This process continue unless a HALT instruction is encountered.

Fetch & Decode

- PC is loaded with the address of the first instruction in the program.
- The microoperations for fetch and decode phases are as follows :

$$T_0 : AR \leftarrow PC$$


$$T_1 : IR \leftarrow M[AR], \quad PC \leftarrow PC + 1$$

$$T_2 : D_0, \dots, D_7 \leftarrow \text{Decode } IR(12-14), \quad AR \leftarrow IR(0-11), \\ I \leftarrow IR(15)$$

Instruction cycle

- Determine the type of instruction
 - During time T_3 , the control unit determines the type of instruction i.e. Memory reference, Register reference or Input-output instruction.
 - If $D_7 = 1$ then instruction must be register reference or input-output else memory reference instruction.

Instruction Cycle Flowchart.





- The flowchart present an initial configuration for the instruction cycle and shows how the control determines the instruction type after the decoding.
- If $D_7 = 1$, the instruction must be register-reference or input-output type. If $D_7 = 0$, the operation code must be one of the other seven values 110, specifying a memory-reference instruction. Control then inspects the value of the first bit of the instruction, which now available in flip flop I.
- If $D_7 = 0$ and $I = 1$, we have a memory-reference instruction with an indirect address. It is then necessary to read the effective address from memory.
- The three instruction type are subdivided into four separate paths. The selected operation is activated with the clock transition associated with timing signal T_3 . This can be symbolized as follows:

$D'7 \mid T_3 : AR \leftarrow M[AR]$

$D'7 \mid' T_3 : \text{Nothing}$

$D7 \mid' T_3 : \text{Execute a register-reference instruction}$

$D7 \mid T_3 : \text{Execute an input-output instruction.}$

- When a memory-reference instruction with $I = 0$ is encountered, it is not necessary to do anything since the effective address is already in AR.
- However, the sequence counter SC must be incremented when $D'7 \mid T_3 = 1$, so that the execution of the memory reference instruction can be continued with timing variable T_4 .
- A register-reference or input-output instruction can be executed with the click associated with timing signal T_3 . After the instruction is executed, SC is

cleared to 0 and control returns to the fetch phase with $T_0 = 1$. SC is either incremented or cleared with every positive clock transition.

Register Reference Instruction

→ When the register reference instruction is decoded, $D_7 b_1$ is set to 1.

CLA	rB_{11}	$AC \leftarrow 0$	Clear AC
CLE	rB_{10}	$E \leftarrow 0$	Clear E
CMA	rB_9	$AC \leftarrow AC'$	Complement AC
CME	rB_8	$E \leftarrow E'$	Complement E
CIR	rB_7	$AC \leftarrow shr\ AC, AC(15) \leftarrow E, E \leftarrow AC(0)$	Circulate right
CIL	rB_6	$AC \leftarrow shl\ AC, AC(0) \leftarrow E, E \leftarrow AC(15)$	Circulate left
INC	rB_5	$AC \leftarrow AC + 1$	Increment AC
SPA	rB_4	If $(AC(15)=0)$ then $(PC \leftarrow PC+1)$	Skip if AC is pos
SNA	rB_3	If $(AC(15)=1)$ then $(PC \leftarrow PC+1)$	Skip if AC is neg
SZA	rB_2	If $(AC=0)$ then $(PC \leftarrow PC+1)$	Skip if AC is zero
SZE	rB_1	If $(E=0)$ then $(PC \leftarrow PC+1)$	Skip if E is zero
HLT	rB_0	$S \leftarrow 0$ (S is a start-stop flipflop)	Half-Halt Computer

Memory Reference Instruction

i. AND: AND to AC

→ This is an instruction that performs the AND logic operation on pairs of bits in AC and the memory word specified by the effective address. The result of the operation is transferred to AC.

$$D_0 T_4 : DR \leftarrow M[AR]$$

$$D_0 T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0$$



2. ADD : ADD to AC

→ This instruction adds the content of the memory word specified by the effective address to the value of AC. The sum is transferred into AC and the output carry Cout is transferred to the E (extended ~~or~~ accumulator) flip flop.

$$D_1 T_4 : DR \leftarrow M[AR]$$

$$D_1 T_5 : AC \leftarrow AC + DR, E \leftarrow \text{Cout}, SC \leftarrow 0$$

3. LDA : Load to AC

→ This instruction transfers the memory word specified by the effective address to AC.

$$D_2 T_4 : DR \leftarrow M[AR]$$

$$D_2 T_5 : AC \leftarrow DR, SC \leftarrow 0$$

4. STA : Store AC

→ This instruction stores the content of AC into the memory word specified by the effective address.

$$D_3 T_4 : M[AR] \leftarrow AC, SC \leftarrow 0$$

5. BUN : Branch Unconditionally

This instruction transfers the program to instruction specified by the effective address. The BUN instruction allows the programmer to specify an instruction out of sequence and the program branches (or jumps) unconditionally.

$$D_4 T_4 : PC \leftarrow AR, SC \leftarrow 0$$

6. BSA: Branch and Save Return Address
 This instruction is useful for branching to a portion of the program called a subroutine or procedure. When executed, the program called a subroutine or procedure. When executed, then BSA instruction stores the address of the next instruction in sequence (which is available in PC) into a memory location specified by the effective address.

$$D_5 T_4 : M[AR] \leftarrow PC, AR \leftarrow AR + 1$$

$$D_5 T_5 : PC \leftarrow AR, SC \leftarrow 0,$$

20	0	BSA	135	20	0	BSA	135
PC = 21		Next Instruction		21		Next Instruction	
AR = 135				135			
136		Subroutine		PC = 136			
1	BUN	135		1	BUN	135	

memory, PC and AR at time T_4

7. ISZ : Increment and Skip If Zero.

These instruction increments the word specified by the effective address, and if the incremented value is equal to 0, PC is incremented by 1. Since it is not possible to increment a word inside the memory, it is necessary to read the word into DR, increment DR, and store the word back into memory.



$D_6 T_4 : DR \leftarrow M[AR]$

$D_6 T_5 : DR \leftarrow DR + 1$

$D_6 T_6 : M[AR] \leftarrow DR$, if ($DR = 0$) then
 $(PC \leftarrow PC + 1)$, $SC \leftarrow 0$



Input - Output Instructions

Input - Output terminal

Serial communication interface

Computer registers and flip flops

$FGO = 1$



input is transferred to INPR through transmitter interface


$FGI = 0$ initially.

- Data from INPR can only be transferred to ~~regis~~ AC when $FGI = 1$. So
- When FGI is 1 content of AC is transferred to OUTR register.
- When FGO is set 0, OUTR register will send its data to receiver interface and through receiver interface it will send its data to printer.

$D_2 I T_3 = p$ (common to all input-output instructions)
 $IR(i) = B_i$ [bit in $IR(6-11)$] that specifies the operation

INP	pB_{11}	$AC(0-7) \leftarrow INPR, FG_I \leftarrow 0$	Input (character)
OUT	pB_{10}	$OUTR \leftarrow AC(0-7), FG_O \leftarrow 0$	Output (character)
SKI	pB_9	If ($FG_I = 1$) then ($PC \leftarrow PC + 1$)	Skip on input flag
SKD	pB_8	If ($FG_O = 0$) then ($PC \leftarrow PC + 1$)	Skip on output flag
ION	pB_7	$IEN \leftarrow 1$	Interrupt enable
IDF	pB_6	$IEN \leftarrow 0$	Interrupt enable

Interrupt Cycle





→ The condition for setting flip flop $R=1$ can be expressed with the following register transfer stmt:

$$T_0' T_1' T_2' (IEN) (FGI + FGO) : R \leftarrow 1$$

→ Therefore the interrupt cycle statement are :

$$RT_0 : AR \leftarrow 0, TR \leftarrow PC$$

$$RT_1 : M[TAR] \leftarrow TR, PC \leftarrow 0$$


$$RT_2 : PC \leftarrow PC + 1, IEN \leftarrow 0, R \leftarrow 0, SC \leftarrow 0$$

Demonstration of Interrupt cycle

0			6	256
1	0 BUN 1120		PC = 1	0 BUN 1120
PC = 255	main program		255	Main program
1120	I/O program		1120	I/O program
1 BUN 0			1 BUN 0	After interrupt

Before Interrupt

Design of Basic Computer



Design of Accumulator Logic

→ In order to design the logic associated with AC it is necessary to extract all the statement that change the content of AC

$D_0 T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0$

AND with DR

$D_1 T_5 : AC \leftarrow AC + DR, SC \leftarrow b$

ADD with DR

$D_2 T_5 : AC \leftarrow DR$

Transfer from DR

$pB_{11} : AC(0-7) \leftarrow INPR, FGI \leftarrow 0$

Transfer from INPR

$rB_g : AC \leftarrow AC'$

Complement

$rB_7 : AC \leftarrow shr AC, AC(15) \leftarrow E$

Shift right

$rB_6 : AC \leftarrow shl AC, AC(0) \leftarrow E$

Shift left


$rB_{11} : AC \leftarrow 0$

Clear


$rB_5 : AC + 1$

Increment

Circuit associated with AC



Gate structure for controlling LD, INR and CLR of AC



MODULE 3 MACHINE LANGUAGE

Program

→ A program is a list of instructions or statements for directing the computer to perform a required data processing task.

Categories of Program.

- Binary code
- Octal or hexadecimal code
- Symbolic code
- High level programming language

Assembly Language

Assembler

- An assembler is a program that accepts a symbolic language program and produce its binary machine language equivalent.
- The input symbolic program is called the source program and the resulting binary program is called the object program.
- The assembler is a program that operates on character strings and produce an equivalent binary interpretation.

Pseudo Instruction

- A pseudo instruction is not a machine instruction but rather an instruction to the assembler giving information about some phase of the translation.

Symbol	Information for the Assembler
ORG N	Hexadecimal number N is the memory location for the instruction or operand listed in the following line.
END	Denotes the end of symbolic program
DEC N	Signed decimal number N to be converted to binary.
HEX N	Hexadecimal number N to be converted to binary

Memory Reference Instruction

0xxx	8xxx	AND	AND the content of memory to AC
1xxx	9xxx	ADD	Add the content of memory to AC
2xxx	Axxx	LDA	Load memory word to AC
3xxx	Bxxx	STA	Store content of AC in memory
4xxx	Cxxx	BUN	Branch unconditionally
5xxx	Dxxx	BSA	Branch and save return address
6xxx	Exxx	ISZ	Increment and skip if zero.

Register Reference Instruction

7800	CLA	Clear AC
7400	CLE	Clear E
7200	CMA	Complement AC
7100	CME	Complement E
7080	CIR	circuit right AC and E
7040	CIL	circuit circuit left AC and E
7020	INC	Increment AC
7010	SPA	Skip next instruction if AC is +ve
7008	SNA	Skip next instruction if AC is -ve
7004	SZA	Skip next instruction if AC is zero
7002	SZE	Skip next instruction if E is zero
7001	HLT	Halt computer.

Input Output Instruction

F800	INP	I/P character to AC
F400	OUT	O/P character from AC
F200	SKI	Skip on input flag

F100 SKO Skip on output flag.
 F080 ION Interrupt on
 F040 IOF Interrupt off

Converting Assembly Code to Binary

code for LDA = 2

Location	Instruction	Comment
000	<u>2 LDA 004</u>	Load first operand into AC
001	ADD 005	Add second operand to AC
002	STA 006	Store sum in location 006
003	HLT	Halt computer
004	0053 ← Assembly code	First operand
005	FFE9	Second operand (negative)
006	0000	Store sum here

excess code.

Location	Instruction	Location	Instruction Code
000	2004	0	0010 - 0000 0000 0100
001	1005	1	0001 0000 0000 0101
002	3006	10	0011 0000 0000 0110
003	7001	11	0111 0000 0000 0001
004	0053	100	0000 0000 0101 0011
005	FFE9	101	1111 1111 1110 1001
006	0000	110	0000 0000 0000 0000

First Pass of an assembler

