


16CS402 - Embedded Systems



VIGNAN'S
Foundation for Science, Technology & Research
(Deemed to be UNIVERSITY)
-Estd. u/s 3 of UGC Act 1956

4th Year 1st Semester



CSE



Dr. V. VIJAYARAGHAVAN, M.E., Ph.D.,

Assistant Professor - ECE, VFSTR, Guntur, AP.



ARCHITECTURE OF 8051 AND ITS PROGRAMMING WITH C



8051 Microcontroller Hardware



Input, Output Ports and Circuits



External Memory



Counters and Timers, Serial Data Input/Output




Interrupts, Programming 8051 using Embedded C

8051 Basic Component (Features)


- 8 bit Microcontroller from Intel in 1983.
- 128 bytes internal **RAM** (Data Memory)
- 4K bytes internal **ROM** (Program Memory)
- 32bit bidirectional **I/O ports**->Four 8-bits (**P0,P1,P2,P3**).
- Two 16-bit **timers**/counters (**T0, T1**)
- One **serial** interface (**UART**)
- 5 **Interrupt** sources ($\overline{\text{INT0}}$, $\overline{\text{INT1}}$, **TF0, TF1, TI/RI**)
- Clock frequency is **11.0592MHz**
- Externally it has **8bit data bus** & **16 bit address bus**

8051 Internal Block Diagram




8051 Internal Block Diagram

FIGURE 2.1a 8051 Block Diagram



Block Diagram

External interrupts



8051 CPU Registers

A
B
R0
R1
R2
R3
R4
R5
R6
R7
SP

Accumulator (A) and B Register

- ◆ **A** register is a 8 bit most versatile CPU register and is used for many operations, including addition, integer multiplication and division, and Boolean bit manipulations.
- ◆ **A** register is also used for all data transfer between the 8051 and any external memory.
- ◆ **B** register is used with the **A** register for multiplication and division operations.
(eg. MUL AB DIV AB)

Some 8-bit Registers

DPTR	DPH	DPL

PC	PC
----	----

Some 8051 16-bit Register

Data Pointer Register

- ◆ **DPTR** is a 16-bit register
- ◆ **DPTR** is made up of two 8-bit registers: **DPH** and **DPL**
- ◆ **DPTR** holds the memory addresses for internal and external code access and external data access
(eg. `MOVC A,@A+DPTR` `MOVX A,@DPTR` `MOVX @DPTR,A`)
- ◆ **DPTR** is under the control of program instructions and can be specified by its 16-bit name, or by each individual byte name, **DPH** and **DPL**
- ◆ **DPTR** does not have a single internal address; **DPH** and **DPL** are each assigned an address (83H and 82H)

Program Counter

- ◆ **PC** is a 16-bit register
- ◆ **PC** is the only register that does not have an internal address
- ◆ Holds the address of the next executable instructions.
- ◆ Program ROM may be on the chip at addresses 0000H to 0FFFH (4Kbytes), external to the chip for addresses that exceed 0FFFH
- ◆ Program ROM may be totally external for all addresses from 0000H to FFFFH
- ◆ **PC** is automatically incremented (+1) after every instruction byte is fetched

Stack Pointer

- ◆ **SP** is a **8-bit register** used to hold an internal RAM address that is called the “**bottom of the stack**”
- ◆ **Stack** refers to an **area of internal RAM** that is used in to store and retrieve data quickly
- ◆ **SP** holds the internal RAM address where the last byte of data was stored by a stack operation
- ◆ When data is to be placed on the stack, the **SP increments before storing data** on the stack so that the stack **grows up** as data is stored
- ◆ As data is retrieved from the stack, the byte is **read from the stack, and then the SP decrements** to point to the next available byte of stored data
- ◆ **SP = 07H** after reset.

Program Status Word (PSW) – Flag Register

PSW contains the math flags, user program flag **F0**, and the register select bits (**RS1**, **RS0**) that identify which of the four general-purpose register banks is currently in use by the program

D7	D6	D5	D4	D3	D2	D1	D0
CY	AC	F0	RS1	RS0	OV	--	P

Bit	Symbol	Function
7	CY	Carry Flag; used in arithmetic, JMP, ROTATE, and BOOLEAN instructions
6	AC	Auxiliary carry flag; used for BCD arithmetic
5	F0	User flag 0
4	RS1	Register bank select bit 1
3	RS0	Register bank select bit 0
2	OV	Overflow flag; used in arithmetic instructions
1	--	Reserved for future use
0	P	Parity flag; shows parity of register A after ALU

Special Function Registers (SFR)

- ◆ 8051 has 21 **SFRs** which occupy the addresses from 80H to FFH (128bytes)
- ◆ Not all of the addresses from 80H to FFH are used for **SFRs**
- ◆ Attempt to use the “empty” addresses may get unpredictable result

Bit addressable

F8							
F0	B						
E8							
E0	ACC						
D8							
D0	PSW						
C8							
C0							
B8	IP						
B0	P3						
A8	IE						
A0	P2						
98	SCON	SBUF					
90	P1						
88	TCON	TMOD	TL0	TL1	TH0	TH1	
80	PO	SP	DPH	DPL			PCON

8051

Foot Print

IMPORTANT PINS:


PSEN' (out): Program Store Enable, the read signal for external program memory (active low).

ALE (out): Address Latch Enable, to latch address outputs at Port0 and Port2

EA' (in): External Access Enable, active low to access external program memory locations 0 to 4K

RXD, TXD: UART pins for serial I/O on Port 3

XTAL1 & XTAL2: Crystal inputs for internal oscillator.



Input, Output Ports and Circuits

One of the most useful features of the 8051 is that it consists of 4 I/O ports (P0 - P3)

- All ports are bit addressable
- On **RESET** all the ports are configured as **output**
- When a bit latch is to be used as an **input**, a “1” **must be** written to the corresponding latch by the program to configure it as input (eg. **MOV P1, #0FFH**)

Port 0 (pins 32-39) : P0 (**P0.0~P0.7**)

8-bit R/W - General Purpose I/O

Or acts as a multiplexed low byte **address** and **data** bus for **external** memory design

Port 1 (pins 1-8) : P1 (**P1.0~P1.7**)

Only 8-bit R/W - General Purpose I/O

Port 2 (pins 21-28) : P2 (**P2.0~P2.7**)

8-bit R/W - General Purpose I/O

Or high byte of the **address** bus for external memory design

Port 3 (pins 10-17) : P3 (**P3.0~P3.7**)

General Purpose I/O


Or acts as 8 different function (serial, external interrupts, external timers)

Hardware Structure of I/O Pin


- Each pin of I/O ports
 - Internally connected to CPU bus
 - A **D latch** store the value of this pin
 - Write to latch=1 : write data into the D latch
 - 2 **Tri-state** buffer :
 - TB1: controlled by “Read pin”
 - Read pin=1 : really read the data present at the pin
 - TB2: controlled by “Read latch”
 - Read latch=1 : read value from internal latch
 - A **transistor** M1 gate
 - Gate=0: open
 - Gate=1: close

(Port 0 Configurations)

- ◆ Occupies a total of 8 pins (Pins 32-39)
- ◆ Can be used for :
 - ⊕ Input only
 - ⊕ Output only
 - ⊕ Input and output at the same time (i.e. some pins for input and the others for output)
- ◆ Can be used to handle both address and data
- ◆ Need pull-up resistors




Port 0 with Pull-Up Resistors




(Port 2 Configurations)

- ◆ Occupies a total of 8 pins (Pins 21-28)
- ◆ Similar function as Port 1
- ◆ Can be used as input or output
- ◆ **Does not need** any pull-up resistors
- ◆ Upon reset, **port 2** is configured as an output port




(Port 1 Configurations)



- ◆ Occupies a total of 8 pins (Pins 1-8)
- ◆ Can be used for :
 - ⊕ Input only or Output only or Input and output at the same time (i.e. some pins for input and the others for output)

Port 3 Bit Latches and I/O Buffers (Port 3 Configurations)




Port 3 Alternate Functions


Port Pin	Alternate Function
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	$\overline{\text{INT0}}$ (external interrupt 0)
P3.3	$\overline{\text{INT1}}$ (external interrupt 1)
P3.4	T0 (Timer 0 external input)
P3.5	T1 (Timer 1 external input)
P3.6	$\overline{\text{WR}}$ (external data memory write strobe)
P3.7	$\overline{\text{RD}}$ (external data memory read strobe)

Internal Memory

- ◆ A functioning computer must have memory for **program code** bytes, commonly in ROM, and RAM memory for **variable data** that can be altered as the program runs
- ◆ 8051 has internal RAM (128 bytes) and ROM (4Kbytes)
- ◆ 8051 uses the **same address but in different memories** for code and data
- ◆ Internal circuitry access the correct memory based on the nature of the operation in progress
- ◆ Can **add memory externally** if needed (up to 64Kbytes)



**Four Register Banks.
Each bank has R0-R7
Selectable by psw.3,4**



Bit Addressable Memory

2F	7F							78
2E								
2D								
2C								
2B								
2A								
29								
28								
27								
26								
25								
24								
23						1A		
22								10
21	0F							08
20	07	06	05	04	03	02	01	00


20h – 2Fh (16 locations X
8-bits = 128 bits)

Bit addressing:


mov C, 1Ah

or


mov C, 23h.2




External Memory



External Memory Timing



External Program Memory







FIGURE 2-9
Read timing for external code memory


External Data Memory

Interface
to 1K
RAM



Timing for MOVX instruction


HARDWARE SUMMARY



8051 timer

Timer/Counter

- **Timers** → It counts the clock pulses and to generate the time delay.
- **Counters** → To count the events or external pulses.
- **8051** has two (16) bit up counters/timers (T0 & T1).



- **Types of Timer Registers:**
 - **TMOD**
 - **TCON**
 - **TL0, TH0, TL1, TH1**
- **Timer Interrupts:**
 - **TF0** → Timer overflows for Timer0.
 - **TF1** → Timer overflows for Timer1.

TMOD Register

GATE	C/T	M1	M0	GATE	C/T	M1	M0
------	-----	----	----	------	-----	----	----

First half (from left) of TMOD register is for controlling and managing TIMER 1, second half (from left) is for TIMER 0.

GATE	When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE = 0, TIMER/COUNTERx will run only while TRx = 1 (software control).
C/T	Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from Tx input pin).
M1	Mode selector bit (see Table 14)
M0	Mode selector bit (see Table 14)

M1	M0	Operating Mode
0	0	3 13-bit Timer (MCS-48 compatible)
0	1	3 16-bit Timer/Counter
1	0	3 8-bit Auto-Reload Timer/Counter
1	1	3 (Timer 0). TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits, TH0 is an 8-bit Timer and is controlled by Timer 1 control bits
1	1	3 (Timer 1) Timer/Counter 1 stopped


Table 14 Timer/Counter Operating Mode selection

TCON Register

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
-----	-----	-----	-----	-----	-----	-----	-----

TF1	TCON.7	Timer 1 overflow flag. Set by hardware when the Timer/Counter 1 overflows. Cleared by hardware as processor vectors to the interrupt service routine.
TR1	TCON.6	Timer 1 run control bit. Set/cleared by software to turn Timer/Counter 1 ON/OFF.
TF0	TCON.5	Timer 0 overflow flag. Set by hardware when the Timer/Counter 0 overflows. Cleared by hardware as processor vectors to the service routine.
TR0	TCON.4	Timer 0 run control bit. Set/cleared by software to turn Timer/Counter ON/OFF.
IE1	TCON.3	External Interrupt 1 edge flag. Set by hardware when External Interrupt edge is detected. Cleared by hardware when interrupt is processed.
IT1	TCON.2	Interrupt 1 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.
IE0	TCON.1	External Interrupt 0 edge flag. Set by hardware when External Interrupt edge detected. Cleared by hardware when interrupt is processed.
IT0	TCON.0	Interrupt 0 type control bit. Set/cleared by software to specify falling edge/low level triggered External Interrupt.

Timer/Counter Control Logic




Modes of Timer/Counter




Timer Mode 0 13 - Bit Timer/Counter



Timer Mode 1 16 - Bit Timer/Counter




Timer Mode 2 Auto - Reload of TL from TH



Timer Mode 3 Two 8 - Bit Timers Using Timer 0

Timer1 operating in Mode1




Write a program using Timer 0 to create a 10 kHz square wave on P1.0.

```
ORG 0000H  
MOV TMOD, #02H      ;auto-reload mode  
MOV TH0, # -50      ;T= 1/10kHz=100µs  
SETB TR0            ;start timer  
LOOP:JNB TF0, LOOP   ;wait for overflow  
CLR TF0              ;clear overflow flag  
CPL P1.0             ;toggle port bit  
SJMP LOOP            ;repeat  
END
```



8051 Serial

Serial Basics


Serial Vs Parallel



Simplex Vs Duplex





Sync Vs Async



Serial Basics

RS232 Connector DB-9

Pin	Description
1	Data carrier detect ($\overline{\text{DCD}}$)
2	Received data (RxD)
3	Transmitted data (TxD)
4	Data terminal ready (DTR)
5	Signal ground (GND)
6	Data set ready ($\overline{\text{DSR}}$)
7	Request to send ($\overline{\text{RTS}}$)
8	Clear to send ($\overline{\text{CTS}}$)
9	Ring indicator (RI)



Null Modem Connection

In RS232 → 1 bit is represented by -3 to -25 V.
0 bit is +3 to +25 V.

MAX232 → converts from RS232 voltage levels to TTL voltage levels.

SBUF - Serial Buffer

- **SBUF Register**

- A byte of data to be transferred via the TxD line must be placed in the SBUF register.
- SBUF holds the byte of data when it is received by the RxD line.

- Can be accessed like any other register

MOV SBUF,#'D'	;load SBUF=44H, ASCII for 'D'
MOV SBUF,A	;copy accumulator into SBUF
MOV A,SBUF	;copy SBUF into accumulator

- When a byte is written, it is framed with the start and stop bits and transferred serially via the TxD pin.
- When the bits are received serially via RxD, it is deframe by eliminating the stop and start bits, making a byte out of the data received, and then placing it in the SBUF.

SCON – Serial Control Register

D7	D6	D5	D4	D3	D2	D1	D0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI

Address: 98H (bit-addressable)

SM0	SM1	Operation	Baud rate
0	0	Shift register	Osc/12
0	1	8-bit UART	Set by timer
1	0	9-bit UART	Osc/12 or Osc/64
1	1	9-bit UART	Set by timer

SM2 – Enables multiprocessor communication in modes 2 and 3.

REN – Receiver enable

TB8 – Transmit bit 8. This is the 9th bit transmitted in modes 2 and 3.

RB8 – Receive bit 8. This is the 9th bit received in modes 2 and 3.

TI – Transmit interrupt flag. Set at end of character transmission. Cleared in software.

RI – Receive interrupt flag. Set at end of character reception. Cleared in software.

PCON – Power Control Register

D7	D6	D5	D4	D3	D2	D1	D0
SMOD	X	X	X	GF1	GF0	PD	IDL

- ✓ Address: 87H (not bit addressable)
- ✓ **SMOD – Serial mode bit** used to determine the baud rate with Timer 1. (1=double the baud rate)
- ✓ **GF1 and GF0 are General purpose flags** not implemented on the standard device
- ✓ **PD is the power down bit.** Not implemented on the standard device
- ✓ **IDL activate the idle mode to save power.** Not implemented on the standard device

TI / RI bits

- TI (transmit interrupt)
 - when 8051 finishes the transfer of the 8-bit character, it raises the TI flag to indicate that it is ready to transfer another byte.
- RI (receive interrupt)
 - when the 8051 receives data serially via RxD, it places the byte in the SBUF register.
 - then raises the RI flag bit to indicate that a byte has been received and should be picked up before it is lost.

Baud Rate

- **Baud rate in the 8051**

- baud rate in the 8051 is programmable
- done with the help of Timer 1
- relationship between the crystal frequency and the baud rate in the 8051
- 8051 divides the crystal frequency by 12 to get the machine cycle frequency
- XTAL = 11.0592 MHz, the machine cycle frequency is 921.6 kHz
- 8051's UART divides the machine cycle frequency of 921.6 kHz by 32 once more before it is used by Timer 1 to set the baud rate
- Timer 1 must be programmed in mode 2, that is 8-bit, auto-reload

- Machine cycle frequency

$$= 11.0592 \text{ MHz} / 12 = 921.6 \text{ kHz}$$

- Timer 1 frequency provided by 8051 UART

$$= 921.6 \text{ kHz} / 32 = 28,800 \text{ Hz}$$

$$(a) 28,800 / 3 = 9600 \quad \text{where } -3 \quad = \text{FD (hex)}$$

$$(b) 28,800 / 12 = 2400 \quad \text{where } -12 \quad = \text{F4 (hex)}$$


$$(c) 28,800 / 24 = 1200 \quad \text{where } -24 \quad = \text{E8 (hex)}$$

Mode 0 of Serial

Mode 0: 8-bit shift mode (synchronous) SM0=SM1=0


- TXD – clock (system clock/12)
- RXD – transmitted/received data
- 8051 serial port can only use **half-duplex** for synchronous operation

Mode 0 Rx



Mode 0 of Serial

Mode 0 Tx




Mode 1 of Serial

Mode 1: 8-bit UART with variable baud

SM0=0, SM1=1

- use a start-bit (Low) and a stop-bit (High) to generate the synchronization event
- Number of stop-bit – 1, 1.5, 2 (1.5 was un-available for 8051)



Mode 2 & 3 of Serial

Mode 2: 9-bit UART with fixed baud rate

SM0=1, SM1=0

- 9-th bit was put in TB8/RB8 (bit3,2) in SCON
- Parity bit
- 2-bit stop-bit
- 1/32 or 1/64 system clock

Mode 3: 9-bit UART with variable baud rate

SM0=1, SM1=1

- 9-th bit was put in TB8/RB8 (bit3,2) in SCON
- Parity bit
- 2-bit stop-bit
- Variable baudrate

Serial Programming - Steps

- **Program to transfer data serially**
 1. TMOD register is loaded with the value 20H
 2. TH1 is loaded with value to set the baud rate
 3. SCON register is loaded with the value 50H
 4. TR1 is set to 1 to start Timer1
 5. TI is cleared by the "CLR TI" instruction
 6. transmit character byte is written into the SBUF register
 7. TI flag bit is monitored to see if the character has been transferred completely
 8. to transfer the next character, go to Step 5.

Write a program for the 8051 to transfer letter
"A" serially at 4800 baud, continuously.

```
MOV    TMOD,#10H    ;timer 1, mode 1
MOV    TH1,#-6      ;4800 baud rate
MOV    SCON,#50H    ;8-bit, 1 stop, REN enabled
SETB   TR1          ;start timer 1
AGN:   MOV    SBUF,#"A" ;letter "A" to be transferred
HERE:  JNB    TI,HERE  ;wait for the last bit
CLR    TI           ;clear TI for next char
SJMP   AGN          ;keep sending A
```

Write a program to transfer the message "YES" serially at 9600 baud, 8bit data, 1 stop bit.
Do this continuously.

```

                MOV    TMOD,#10H    ;timer 1, mode 1
                MOV    TH1,#-3      ;9600 baud
                MOV    SCON,#50H    ;8-bit, 1 stop bit, REN enabled
                SETB   TR1          ;start timer 1
AGN:            MOV    A,#"Y"       ;transfer "Y"
                ACALL  XMIT
                MOV    A,#"E"       ;transfer "E"
                ACALL  XMIT
                MOV    A,#"S"       ;transfer "S"
                ACALL  XMIT
                SJMP   AGN          ;keep doing it

```

;serial data transfer subroutine

```

XMIT: MOV    SBUF,A;load SBUF
HERE: JNB    TI,HERE    ;wait for last bit to transfer
      CLR    TI         ;get ready for next byte
      RET

```

Serial Programming - Steps

- **Program to receive data serially**
 1. TMOD register is loaded with the value 20H
 2. TH1 is loaded with value set the baud rate
 3. SCON register is loaded with the value 50H
 4. TR1 is set to 1 to start Timer 1
 5. RI is cleared with the "CLR RI" instruction
 6. RI flag bit is monitored to see if an entire character has been received yet
 7. RI=1 SBUF has the byte, its contents are moved into a safe place
 8. to receive the next character, go to Step 5

Program the 8051 to receive bytes of data serially, and put them in P1. Set the baud rate at 4800, 8 bit data, and 1 stop bit.

```
MOV    TMOD,#10H    ;timer 1, mode 1
MOV    TH1,#-6      ;4800 baud
MOV    SCON,#50H    ;8-bit, 1 stop, REN enabled
SETB   TR1          ;start timer 1
HERE:  JNB    RI,HERE ;wait for char to come in
MOV    A,SBUF        ;save incoming byte in A
MOV    P1,A         ;send to port 1
CLR    RI            ;get ready to receive next byte
SJMP   HERE          ;keep getting data
```

Interrupt Sources

- 8051 has 5 sources of interrupts
 - External Interrupt 0 (INT0')
 - External Interrupt 1 (INT1')
 - Timer 0 overflow (TF0)
 - Timer 1 overflow (TF1)
 - Serial Port events (TI/RI)

Interrupt Process

If interrupt event occurs AND interrupt flag for that event is enabled, AND interrupts are enabled, then:

1. Current PC is pushed on stack.
2. Program execution continues at the interrupt vector address for that interrupt.
3. When a RETI instruction is encountered, the PC is popped from the stack and program execution resumes where it left off.

Interrupt Priorities

- What if **two** interrupt sources interrupt at the **same time**?
- The interrupt with the highest PRIORITY gets serviced first.
- All interrupts have a default priority order.
- Priority can also be set to “high” or “low”.


Interrupt Vectors

Each interrupt has a **specific** place in **code** memory where program execution (interrupt service routine) begins.

P r i o r i t y	High	External Interrupt 0:	0003h
		Timer 0 overflow:	000Bh
		External Interrupt 1:	0013h
		Timer 1 overflow:	001Bh
	Low	Serial :	0023h

Note: that there are only 8 memory locations between vectors.

Interrupt Structure



- Example of ISRs

```


ORG    0000H    ; Reset
LJMP   main     ; 3-byte instruction
.....
LJMP T0_ISR     ; Calls Timer0 ISR

ORG    0030H    ; Main Program
Main:
# initialized the timer, serial port , .....
.....
HERE:  SJMP     HERE

ORG    000BH    ; TF0 Vector Address
T0_ISR:
.....                      ; or LJMP T0_ISR
RETI

```

Interrupts




IE : Interrupt Enable Register

EA	---	---	ES	ET1	EX1	ET0	EX0
----	-----	-----	----	-----	-----	-----	-----

- EA : Global interrupt enable.
 - ES : Serial interface.
 - ET1 : Timer 1.
 - EX1 : External interrupt 1.
 - ET0 : Timer 0.
 - EX0 : External interrupt 0.
-
- 0 = Disabled.
 - 1 = Enabled.

IP: Interrupt Priority Register



- PS : Serial interface.
 - PT1 : Timer 1.
 - PX1 : External interrupt 1.
 - PT0 : Timer 0.
 - PX0 : External interrupt 0.
-
- 0 = Low priority.
 - 1 = High priority.