

Micro Processors & Interfacing

16CS307

Unit-4

Lec-3

Mr. M Krishna Chennakesava Rao,

Asst. Professor, Dept. of ECE,

VFSTR University

Instruction Set of 8051

All instructions of 8051 can be divided in to four different groups.

- 1. Data Transfer Instructions
- 2. Arithmetic Instructions
- 3. Logical Instructions
- 4. Branching Instructions

Instruction Set of 8051 cont'd... 1. Data Transfer Instructions:

- Also called as Data Movement or Data Copying Instructions.
- Data transfer instruction execution doesn't effect on the Mathematical flags in PSW.
- Data transfer instruction are three types.
- A. Move Related Instructions: MOV, MOVX, MOVC
- **B.** Stack Related Instructions: PUSH, POP
- C. Exchange Related Instructions: XCH, XCHD

Instruction Set of 8051 cont'd... 1. Data Transfer Instructions:

A. Move Related Instructions: -

- There are three types move related instructions.
 - i. MOV
- ii. MOVX
- iii. MOVC

i. MOV Instruction:-

This instruction is used for **onboard data transfers** in 8051 μ C.

Ex: - MOV R1, #68H MOV A, #88H MOV A, R0

MOV DPTR, #0896H

Instruction Set of 8051

cont'd...

1. Data Transfer Instructions:

A. Move Related Instructions: -

ii. MOVX Instruction: -


- ✓ It is used for data transfers b/w external RAM and µC through 'A' register.
- ✓ This instruction only supports Register Indirect Addressing Mode.

iii. MOVC Instruction: - Move Code Byte


- ✓ It is used for data transfers b/w internal or external ROM and µC through 'A' register.
- ✓ This instruction only supports Register Indexed Addressing Mode.
- Ex: MOVC A, @A+DPTR
 MOVC A, @A+PC

1. Data Transfer Instructions:

A. Move Related Instructions: -



Stacks



Go do the stack exercise....

1. Data Transfer Instructions:

B. Stack Related Instructions: -

i. PUSH Instruction: -

- ✓ It is used for transferring the data from specified **Direct Address into Top of the Stack.**
- ✓ For this instruction execution the SP content is increment by '1'.
- ✓ It support only Direct Addressing Mode
- ✓ In this instruction execution the internal operations are performed in the following order.
 - 1. SP content increment by '1'.
 - 2. Specified Direct Address content is pushed on to SP specified location in the Stack.
- Ex: PUSH 76H

1. Data Transfer Instructions:

B. Stack Related Instructions: -

ii. POP Instruction: -

- ✓ It is used for transferring the data from Top of the Stack to specified Direct Address.
- ✓ For this instruction execution the SP content is decrement by '1'.
- ✓ It supports only direct Addressing Mode.
- ✓ In this instruction execution the internal operations are performed in the following order.
- SP specified location in the Stack content is copied to Specified Direct Address in instruction.
- 2. SP content decrement by '1'
- Ex: POP 86H

- 1. Data Transfer Instructions:
- **C.** Exchange Related Instructions:
- > In these instructions one operand is accumulator register 'A'.
- > These instructions don't support Immediate Addressing Mode.

i. XCH

ii. XCHD

i. XCH Instruction: -

- ✓ It is used for data exchanging b/w Accumulator register 'A' and the specified other operand in the instruction.
- ✓ Ex: XCH A, R0XCH A, @R1XCH A, 46H

- 1. Data Transfer Instructions:
- **C.** Exchange Related Instructions:

ii. XCHD Instruction: -

✓ It is used for **Least Significant Nibbles data exchanging** between Accumulator register 'A' and the specified other operand in the instruction.

• Ex: - XCHD A, R0

XCHD A, @R1

XCHD A, 46H

- ✓ If any arithmetic instruction is executed by controller, based on the result the **mathematical flags are modified**.
- ✓ For these arithmetic instructions one operand must be the content of accumulator 'A'.
- ✓ After completion of operation the result is stored in register 'A'.

i. Addition

ii. Subtraction

iii. Multiplication

iv. Division

v. Increment

vi. Decrement

vii. Decimal Adjust

i. Addition Instructions: -

There are two instructions for to perform addition operation.

a. ADD

b. ADDC

a. ADD Instruction: -

- 8-bit addition between the accumulator (A) and a second operand.
 - The result is always in the accumulator.
 - The CY flag is set/reset appropriately.
 - It supports all addressing modes.
- ✓ Ex: ADD A, R0 ADD A, #24H ADD A, @R0 ADD A, 68H

Addition Instructions: -

b. ADDC Instruction: -

- 8-bit addition between the accumulator, a second operand and the previous value of the CY flag.
 - Useful for 16-bit addition in two steps.
 - The CY flag is set/reset appropriately.
 - It supports all addressing modes.

Ex: - ADDC A, RO ADDC A, #24H
ADDC A, @RO ADDC A, 68H

Example - 16-bit Addition

```
Add
         1E44H to
                          56CAH
                                   ; Clear the CY flag
        CLR
                 A, 44H
         MOV
                                   ; The lower 8-bits of the 1<sup>st</sup> number
                                   ; The lower 8-bits of the 2<sup>nd</sup> number
        ADD
                A, CAH
         MOV
               R1, A
                                   ; The result 0EH will be in R1. CY = 1.
         MOV
                 A, 1EH
                                   ; The upper 8-bits of the 1<sup>st</sup> number
                                   ; The upper 8-bits of the 2<sup>nd</sup> number
        ADDC
                 A, 56H
                                   ; The result of the addition is 75H
         MOV
                 R2, A
```

The overall result: 750EH will be in R2:R1. CY = 0.

ADD Instructions

```
add a, byte ; a \leftarrow a + byte addc a, byte ; a \leftarrow a + byte + C
```

These instructions affect 3 bits in PSW:

C = 1 if result of add is greater than FF

AC = 1 if there is a carry out of bit 3

OV = 1 if there is a carry out of bit 7, but not from bit 6, or visa versa.

Program Status Word (PSW)

Bit	7	6	5	4	3	2	1	0
Flag	CY	AC	F0	RS1	RS0	0V	F1	Р
Name	Carry Flag	Auxiliary Carry Flag	User Flag 0	Register Bank Select 1	Register Bank Select 0	Overflo w flag	User Flag 1	Parity Bit

ii. Subtraction Instruction: -

- ✓ Only one instruction is there to perform the subtraction operation.
- ✓ That is subtraction with borrow 'SUBB'.
- ✓ For this **Accumulator** content is **Minuend**.

SUBB Instruction: -

- ✓ It is used to perform subtraction between Accumulator & specified another operand in the instruction and previous operation generated carry.
- ✓ It supports all addressing modes.

✓ Ex: - SUBB A, RO SUBB A, #24H SUBB A, @RO SUBB A, 68H

iii. MUL Instruction: -

- ✓ It is used to perform Multiplication between 'A' register and 'B' register.
- ✓ The result of the Multiplication is stored in B & A registers.
- ✓ MSByte is stored in 'B' register and LSByte is stored in 'A' register.
- ✓ It support only two 8-bits numbers Multiplication

Ex: - MUL AB

iv. DIV Instruction: --

- ✓ It is used to perform Division between 'A' register and 'B' register.
- ✓ The result of the Division is stored in A & B registers.
- ✓ Quotient is stored in 'A' register and Remainder is stored in 'B' register.

Ex: - DIV AB

v. INC (Increment) Instruction: -

- ✓ It supports all types of addressing modes except Immediate AM.
- ✓ No mathematical flag is affected for this instruction execution.
- ✓ It is used to increment the specified operand content by '1'.
- ✓ The operand may not an immediate data.

Ex: - INC RO INC 70H INC @RO INC DPTR INC A

vi. DEC (Decrement) Instruction: -

- ✓ It supports all types of addressing modes except Immediate AM.
- ✓ No mathematical flag is affected for this instruction execution.
- ✓ It is used to decrement the specified operand content by '1'.
- ✓ The operand may not an immediate data.

Ex: - DEC RO DEC 70H DEC @RO DEC DPTR DEC A

Increment and Decrement

INC A	increment A
INC byte	increment byte in memory
INC DPTR	increment data pointer
DEC A	decrement accumulator
DEC byte	decrement byte

- The increment and decrement instructions do NOT affect the C flag.
- Notice we can only INCREMENT the <u>data pointer</u>, not decrement.

2. Arithmetic Instructions:

vii. Decimal Adjust Instruction: -

- ✓ It supports only register addressing mode.
- ✓ Operates only on the accumulator.
- ✓ Works only after the ADD instruction.
- DA A Instruction: -
- ✓ It is used to decimal adjust the accumulator content, it means convert the binary content of register 'A' into BCD form.

•

• Ex: - **DA A**

Example - BCD addition

Add **34** to **49 BCD**

```
CLR C ; Clear the CY flag

MOV A, #34H ; Place 1<sup>st</sup> number in A

ADD A, #49H ; Add the 2<sup>nd</sup> number.

; A = 7DH

DA A ; A = 83H
```

Mnemonic	Description		
ADD A, byte	add A to byte, put result in A		
ADDC A, byte	add with carry		
SUBB A, byte	subtract with borrow		
INC A	increment A		
INC byte	increment byte in memory		
INC DPTR	increment data pointer		
DEC A	decrement accumulator		
DEC byte	decrement byte		
MUL AB	multiply accumulator by b register		
DIV AB	divide accumulator by b register		
DA A	decimal adjust the accumulator		

Instruction Set of 8051

cont'd...

3. Logical Instructions:

Byte level Logical Instructions,

Bit Level Logical Instructions,

Instruction Set of 8051 cont'd... 3. Logical Instructions:

1. Byte level logical operations.

```
i. ANL (Logical AND) ii. ORL (Logical OR)
```

iii. XRL (Logical XOR) iv. CPL (Logical NOT)

Rotation related Instructions.

- i. Rotation Left (RL)
- ii. Rotation Right (RR)
- iii. Rotation Left by Carry (RLC)
- iv. Rotation Right by Carry (RRC)
- v. **Swap** Instruction

Instruction Set of 8051 cont'd... 3. Logical Instructions:

2. Bit level logical operations.

```
i. AND Related Instructions:
                                     a. ANL C, b
                                                    b. ANL C, b*
ii. OR Related Instructions:
                                                    b. ORL C, b*
                                     a. ORL C, b
iii. Complement Related Instructions :a. CPL C
                                                    b. CPL b
iv. Clear Related Instructions:
                                     a. CLR C
                                                    b. CLR b
v. Set Related Instructions:
                                     a. SETB C
                                                    b. SETB b
vi. Move Related Instructions:
                                     a. MOV C,b
                                                    b. MOV b, C
```

Instruction Set of 8051

cont'd...

3. Logical Instructions: (Byte Level)

- ANL / ORL / XRL
 - Work on byte sized operands .
 - It supports all addressing modes.

ANL A, RO

ANL 70H, R1

ANL A, #80H

ANL A, @RO

ORL A, RO

ORL 70H, R1

ORL A, #80H

ORL A, @RO

XRL A, RO

XRL 70H, R1

XRL A, #80H

XRL A, @RO

CPL Instruction: - Performs logical NOT operation

Ex: CPL A

Instruction Set of 8051 cont'd... 3. Logical Instructions: (Byte Level)

• RL / RLC / RR / RRC

- Rotate the accumulator.
 - RL and RR without the carry
 - RLC and RRC rotate through the carry.

SWAP A

Swap the upper and lower nibbles of the accumulator.

Instruction Set of 8051


cont'd...

3. Logical Instructions: (Byte Level)

RL Instruction:

- ✓ used to rotate the accumulator content bit by bit to left side.
- ✓ MSB is copied into LSB.


Ex: - RL A



RR Instruction:


- ✓ used to rotate the accumulator content bit by bit to right side.
- ✓ LSB is copied into MSB.

Ex: - RR A




Instruction Set of 8051 cont'd... 3. Logical Instructions: (Byte Level)

- RLC Instruction: -
- ✓ used to rotate the accumulator content bit by bit to left side through CY.
- ✓ MSB is copied to Carry flag position and
- ✓ Carry bit is copied to LSB position.
- Ex: RLC A



RRC Instruction: -

- ✓ used to rotate the accumulator content bit by bit to Right side through CY.
- ✓ LSB is copied to Carry flag position and
- ✓ Carry bit is copied to MSB position.
- Ex: RRC A




Instruction Set of 8051 cont'd... 3. Logical Instructions: (Byte Level)

SWAP Instruction: -

✓ used to exchange the nibbles of Accumulator register.

Ex: - SWAP a



Instruction Set of 8051 cont'd... 3. Logical Instructions: (Bit Level)

- This group of instructions is associated with the single-bit operations of the 8051.
- This group allows manipulating the individual bits of bit addressable registers and memory locations as well as the CY flag.
 - The P, OV, and AC flags cannot be directly altered.

This group includes:


- Set, clear, and, or, complement, move.
- Conditional jumps.

Instruction Set of 8051 cont'd... 3. Logical Instructions: (Bit Level)

2. Bit level logical operations.

```
i. AND Related Instructions:
                                     a. ANL C, b
                                                    b. ANL C, b*
ii. OR Related Instructions:
                                     a. ORL C, b
                                                    b. ORL C, b*
iii. Complement Related Instructions :a. CPL C
                                                    b. CPL
                                                            b
iv. Clear Related Instructions:
                                     a. CLR C
                                                    b. CLR b
v. Set Related Instructions:
                                     a. SETB C
                                                    b. SETB b
vi. Move Related Instructions:
                                     a. MOV C,b
                                                    b. MOV b, C
```

Bit Addressable RAM



Instruction Set of 8051

cont'd...

3. Logical Instructions: (Bit Level)

AND / OR Related Instructions

- ❖ OR / AND a bit with the CY flag.
- i. ANL C, b

ORL C, b

- ✓ logical AND/ OR between Carry Flag (CY) and the specified direct addressed bit in the instruction.
- ✓ Ex: **ANL C, 67H.**

ORL C, 67H

ii. ANL C, b*

ORL C, b*

- ✓ logical AND between Carry Flag (CY) and the complement of specified direct addressed bit.
- ✓ Ex: **ANL C, 67*H**

ORL C, 67*H

Instruction Set of 8051 cont'd... 3. Logical Instructions: (Bit Level)

ORL / ANL

OR / AND a bit with the CY flag.

• ORL C, 20H ; OR bit 20 of bit addressable memory with the CY flag

• ANL C, 34*H ; AND complement of bit 34 of bit addressable memory with the CY flag.

Instruction Set of 8051 cont'd... 3. Logical Instructions: (Bit Level)

MOV

Data transfer between a bit and the CY flag.

- MOV C, 3FH; Copy the bit 3F of the bit addressable memory to CY flag
- MOV P1.2, C ; Copy the CY flag to bit 2 of P1.

Instruction Set of 8051 cont'd... 3. Logical Instructions: (Bit Level)

CLR

- Clear a bit or the CY flag.
 - CLR P1.1
 - CLR C

SETB

- Set a bit or the CY flag.
 - SETB P1.2
 - SETB C

CPL

- Complement a bit or the CY flag.
 - CPL 40H ; Complement bit 40 of the bit addressable memory

3. Bit Logic Operations

Some logic operations can be used with single bit operands

```
ANL C, bit
ORL C, bit
CLR C
CLR bit
CPL C
CPL bit
SETB C
SETB bit
Mov C, bit
```

• "bit" can be any of the bit-addressable RAM locations or SFRs.

4. Program Flow Control Or Branching Instructions:

By using these instructions the program flow control is transferred from one location to another location conditionally or unconditionally.

- 3 types
- 1. Unconditional jumps ("go to"): SJMP, LJMP, AJMP, JMP
- 2. Conditional jumps
- 3. Call and return

4. Branching Instructions: Unconditional Jumps

- SJMP <relative addr> ; Short jump,
- ✓ relative address is 8-bit 2's complement number,
- ✓ so jump can be up to 127 locations forward, or 128 locations back.

• LJMP <address 16> ; Long jump

- ✓ To anywhere within 64K block/locations of program memory i.e.,
- ✓ The destination must be within 64K locations from the current instruction.
- ✓ Execution is moved to only next locations.
- ✓ The operand is an 16-bit address.

4. Branching Instructions: Unconditional Jumps

- AJMP <address 11> ; Absolute jump
- ✓ To anywhere within 2K block/locations of program memory i.e.,
- ✓ The destination must be within 2K locations from the current instruction.
- ✓ Execution is moved to only next locations.
- ✓ The operand is an 11-bit address
- JMP @A + DPTR ; Long indexed jump
- ✓ By using this jump instruction execution is moved to the location address is provided by the combination of 'A' register and DPTR register.

4. Branching Instructions: Conditional Jumps

 These instructions cause a jump to occur only if a condition is true. Otherwise, program execution continues with the next instruction.

- There is no zero flag (z)
- Content of A checked for zero on time

4. Branching Instructions: Conditional Jumps cont'd...

Mnemonic	Description
JZ <rel addr=""></rel>	Jump if a = 0
JNZ <rel addr=""></rel>	Jump if a != 0
JC <rel addr=""></rel>	Jump if $C = 1$
JNC <rel addr=""></rel>	Jump if C != 1
JB <bit>, <rel addr=""></rel></bit>	Jump if bit = 1
JNB <bit>,<rel addr=""></rel></bit>	Jump if bit != 1
JBC /rel addr>	Jump if bit =1, & clear bit
CJNE A, direct, <rel addr=""></rel>	Compare A and memory, jump if not equal

4. Branching Instructions: Conditional Jumps cont'd...

Mnemonic	Description
CJNE A, #data <rel addr=""></rel>	Compare A and data, jump if not equal
CJNE Rn, #data <rel addr=""></rel>	Compare Rn and data, jump if not equal
CJNE @Rn, #data <rel addr=""></rel>	Compare data@Rn and data in memory, jump if not equal
DJNZ Rn, <rel addr=""></rel>	Decrement Rn and then jump if not zero
DJNZ direct, <rel addr=""></rel>	Decrement memory and then jump if not zero

Ex: CJNE A, #70H, CJNE A, 80H, CJNE Rn, #78H, CJNE @Ri, #32H

4. Branching Instructions: CALL & RETURN

- ✓ By using the Call and Return instructions the subprogram is called into the main program.
- ✓ CALL instruction is used to change the program execution, from the main program to subprogram.
- ✓ Call is similar to a jump, but Call pushes PC on stack before branching

✓ By using RET instruction the program execution is shifted, from the subprogram to the main program.

- ✓ There are two CALL related instructions,
 - i. ACALL

ii. LCALL

4. Branching Instructions:

CALL Instructions:

i. ACALL:

- ✓ To call a subprogram into the main program.
- ✓ But the subprogram must be within the **2K** locations.

ii. LCALL:

- ✓ To call a subprogram into the main program.
- ✓ The subprogram is in any location in the **64K** locations.

4. Branching Instructions: Return (RET) Instruction:

- Return is also similar to a jump, but
 - Return instruction pops PC from stack
 - By using this instruction the program execution is shifted from the subprogram to the main program,
 - It is used as last instruction in the subprogram.
 - It comes under implicit addressing mode.
 - Ex: RET ; PC ← stack
 RET I ; execution shifts from ISR to Main program.
 ; It is used as last instruction in the ISR.

4. Branching Instructions: CALL & RETURN

Main:	call to the subrounce acall sublabel	utine
sublabel:	the subroutine	
	/	

8051 - Programs

1. Write an 8051 ALP to save the status of bits P1.1 and P1.2 on RAM bit locations 08H and 09H respectively.

MOV C, P1.1

MOV 08H, C

MOV C, P1.2

MOV 09H, C

UP: SJMP UP

2. Write an 8051 ALP to find the sum of values 79H, 0F5H, and 0E2H. Put the sum in register R0 (Lower order Byte) and R1 (Higher order Byte).

MOV A, 00H

MOV R1, A

MOV RO, A

ADD A, #79H

JNC NEXT1

INC_{R1}

NEXT1: ADD A, #0F5H

JNC NEXT 2

INC_{R1}

NEXT 2: ADD A, #0E2H

JNC NEXT3

INC_{R1}

NEXT 3: MOV RO, A

HERE: SJMP HERE

3. Write an 8051 ALP to add '2' to the accumulator by 600H times.

MOV A, #77H

MOV R2, #10H

NEXT: MOV R3, #60H

AGAIN: ADD A, #02H

DJNZ R3, AGAIN

DJNZ R2, NEXT

STOP: SJMP STOP

4. Writ an 8051 ALP to toggle all the bits of Port 1 by sending to it the values 66H and 0BBH continuously. Put a delay in between each issuing of data to port.

UP: MOV A, #66H

MOV P1, A

LCALL DELAY

MOV A, #0BBH

MOV P1, A

LCALL DELAY

SJMP UP

DELAY: MOV R3, #0FFH

AGAIN: DJNZ R3, AGAIN

RET

5. Write an 8051 ALP to find the number of 1's in a 0FFH.

MOV R2, #00H

MOV R3, #08H

MOV A, #0FFH

REPEAT: RLC A

JNC NEXT

INC R2

NEXT: DJNZ R3, REPEAT

HERE: SJMP HERE

6. Write an 8051 ALP to find the Largest / Maximum number in the array.

MOV DPTR, #3000H

MOVX A, @DPTR

MOV R0, #'N'

L1: MOV B, A

L3: DJNZ R0, L2

SJMP DOWN

L2: INC DPTR

MOVX A, @DPTR

CJNE A, B, UP

SJMP L3

UP: JC L3

SJMP L1

DOWN: MOV R1, B