# Fluid Pipelines

#### Jose Renau


Department of Computer Engineering, University of California, Santa Cruz

http://masc.soe.ucsc.edu



#### **How to Handle Stalls?**


• What if the consumer is busy?



### **3 Typical Solutions**

- Create enough buffer for worst case (impractical)
- Guarantee does not happen
  - Make the consumer faster than the producer
- Create back pressure

### Token/Credit (Common Technique)



#### **Back Pressure**


- It can not have a global wire to stall (bad timing)
- Must have some handshake between stages
  - Many options possible:
    - 4-phase protocol, 2-phase protocol....
    - Elastic

### **Solution: Fluid Pipelines**

- Use a consistent Valid/Retry backpressure between stages
- · ALSO:
  - Allows to do automatic pipeline transformations

- •<u>Fluid Pipelines: Elastic Circuitry meets Out-of-Order Execution</u>, Rafael Trapani Possignolo, Elnaz Ebrahimi, Haven Skinner, and Jose Renau, International Conference on Computer Design (**ICCD**), June 2016.
- •<u>Fluid Pipelines: Elasticity without Throughput Penalty</u>, Rafael Trapani Possignolo, Elnaz Ebrahimi, Haven Skinner, and Jose Renau, International Workshop on Logic and Synthesis (**IWLS**), April 2016.


#### Verilog for Fluid Flop (fflop.v)



```
module fflop
  #(parameter Size=1)
    (input
                                 clk
     ,input
                                 reset
     ,input
                                 clear
             logic [Size-1:0]
                                 din
     ,input
     ,input
             logic
                                 dinValid
     ,output logic
                                 dinRetry
     ,output logic [Size-1:0]
                                 q
     ,input logic
                                 qRetry
     ,output logic
                                 qValid
     );
```

### Fluid Flop (aka Elastic Buffer or Relay or..)

- Traditional flop is a "1 element FIFO"
- Fluid Flop is a 2 element FIFO with latches or flops



DV DV C1 CLK CLK QS


SV CLK CLK QS

CLK CLK


Latch based implementation

#### **Common Fluid Connections**


- Straight:
  - One Fluid Flop connects to 1 Fluid Flop (1:1)





- Join:
  - Two Fluid Flops used to generate a value in one flow (2:1)



- Fork:
  - One Fluid Flop goes to 2 output flops (2:1)










#### **Common Fluid Connections II**


- Branch:
  - Propagate data to only one of the output fluid flops




- Merge:
  - Pick data from only one of the input fluid flops







## **Fluid Pipeline Connections Summary**



UCSC

### **Verilog Examples**


- Available at github
  - https://github.com/masc-ucsc/fluid/tree/master/examples
- straight\_test
  - 4 fluid pipelines without combinational logic
  - Verilator random generates inputs and check that the results match
- join\_test
  - 2 inputs with different fluid signals
  - A fluid join after 2 fluid pipeline stages
  - A single output after join
- Fork\_test
- Branchmerge\_test


### **Verilog Examples**


- To run examples
  - Install verilator


UCSC


```
cd examples
make run1 # runs straight_test
make run2 # runs join_test
gtkwave output.vcd # see last run waveform
```

















"1" is the value visible at the output of the fluid flop, and hence the combinational logic in the stage







UCSC





UCSC






UCSC








Retry/STOP asserted for some reason




UCSC









UCSC




UCSC




1 is stalled in the fluid flop, and 2 is kept in the shadow copy. Therefore, the "fifo" is full and stop is propagated to the previous stage




UCSC



UCSC




UCSC





UCSC

# **Simple Straight Example**



# **Simple Straight Example**







Some extra logic here to handle join


#### Fluid Join Example (join\_test)


```
fla_aValid
                                 inpValid
 fla_aRetry
 fla_bValid
 fla bRetry
                                 inpRetry
// code to handle join in join_test
always_comb begin
  inpValid = fla_aValid && flb_bValid;
end
always_comb begin
 f1b_bRetry = inpRetry | |
                           !inpValid;
 fla_aRetry = inpRetry | !inpValid;
end
```





















UCSC





UCSC
























UCSC




UCSC








#### fork Example



Some extra logic here to handle fork

#### Fluid Fork Example (fork\_test)



// code to handle fluid fork in fork\_test